## CSE370：Introduction to Digital Design

## H Course staff

® Gaetano Borriello，Krishna Gummadi，Shawn Bonham
If Course web
＠www．cs．washington．edu／education／courses／370／00au／
囚 www．cs．washington．edu／370／00au／

H Today
® Class administration，overview of course web，and logistics

If This week
$\triangle$ What is logic design？
W What is digital hardware？
What will we be doing in this class？

Autumn 2000

## Why are we here？

H Obvious reasons
囚 this course is part of the CS／CompE requirements
囚 it is the implementation basis for all modern computing devices
区building large things from small components
区provide a model of how a computer works

H More important reasons
囚 the inherent parallelism in hardware is often our first exposure to parallel computation
囚 it offers an interesting counterpoint to software design and is therefore useful in furthering our understanding of computation，in general

## What will we learn in CSE370？

H The language of logic design
囚 Boolean algebra，logic minimization，state，timing，CAD tools
H The concept of state in digital systems
囚 analogous to variables and program counters in software systems
\＆How to specify／simulate／compile our designs
囚 hardware description languages
® tools to simulate the workings of our designs
® logic compilers to synthesize the hardware blocks of our designs ® mapping onto programmable hardware（code generation）
H Contrast with software design
囚 sequential and parallel implementations
囚 specify algorithm as well as computing／storage resources it will use

## Applications of logic design

H Conventional computer design
囚 CPUs，busses，peripherals
H Networking and communications
® phones，modems，routers
H Embedded products
囚 in cars，toys，appliances，entertainment devices
If Scientific equipment囚 testing，sensing，reporting
\＆The world of computing is much much bigger than just PCs！

## A quick history lesson

H 1850：George Boole invents Boolean algebra
囚 maps logical propositions to symbols
囚 permits manipulation of logic statements using mathematics
H 1938：Claude Shannon links Boolean algebra to switches
囚 his Masters＇thesis
If 1945：John von Neumann develops the first stored program computer ® its switching elements are vacuum tubes（a big advance from relays）
H 1946：ENIAC ．．．The world＇s first completely electronic computer
囚 18，000 vacuum tubes
囚 several hundred multiplications per minute
If 1947：Shockley，Brittain，and Bardeen invent the transistor
囚 replaces vacuum tubes
® enable integration of multiple devices into one package囚 gateway to modern electronics

## What is logic design？

H What is design？
囚 given a specification of a problem，come up with a way of solving it choosing appropriately from a collection of available components
囚 while meeting some criteria for size，cost，power，beauty，elegance，etc．

H What is logic design？
® determining the collection of digital logic components to perform a specified control and／or data manipulation and／or communication function and the interconnections between them
$\triangle$ which logic components to choose？－there are many implementation technologies（e．g．，off－the－shelf fixed－function components， programmable devices，transistors on a chip，etc．）
® the design may need to be optimized and／or transformed to meet design constraints

## What is digital hardware？

H Collection of devices that sense and／or control wires that carry a digital value（i．e．，a physical quantity that can be interpreted as a＂ 0 ＂or＂ 1 ＂）
囚 example：digital logic where voltage $<0.8 \mathrm{v}$ is a＂ 0 ＂and $>2.0 \mathrm{v}$ is a＂ 1 ＂
® example：pair of transmission wires where a＂ 0 ＂or＂ 1 ＂is distinguished by which wire has a higher voltage（differential）
囚 example：orientation of magnetization signifies a＂ 0 ＂or a＂ 1 ＂
It Primitive digital hardware devices
$\triangle$ logic computation devices（sense and drive）
区are two wires both＂1＂－make another be＂1＂（AND）
区is at least one of two wires＂ 1 ＂－make another be＂ 1 ＂（OR）
区is a wire＂ 1 ＂－then make another be＂ 0 ＂（NOT）
囚 memory devices（store）
区store a value
区recall a previously stored value

Autumn 2000
CSE370－I－Introduction


## What is happening now in digital design？

If Important trends in how industry does hardware design
囚 larger and larger designs
囚 shorter and shorter time to market
囚 cheaper and cheaper products
H Scale
® pervasive use of computer－aided design tools over hand methods
囚 multiple levels of design representation
H Time
© emphasis on abstract design representations
囚 programmable rather than fixed function components
囚 automatic synthesis techniques
囚 importance of sound design methodologies
H Cost
囚 higher levels of integration
凹use of simulation to debug designs

## CSE 370: concepts/skills/abilities

$\mathscr{H}$ Understanding the basics of logic design (concepts)
\% Understanding sound design methodologies (concepts)
If Modern specification methods (concepts)
It Familiarity with a full set of CAD tools (skills)
H Appreciation for the differences and similarities (abilities) in hardware and software design

New ability: to accomplish the logic design task with the aid of computer-aided design tools and map a problem description into an implementation with programmable logic devices after validation via simulation and understanding of the advantages/disadvantages as compared to a software implementation

## Computation: abstract vs. implementation

$\mathscr{H}$ Up to now, computation has been a mental exercise (paper, programs)
H This class is about physically implementing computation using physical devices that use voltages to represent logical values
\& Basic units of computation are:
® representation: "0", "1" on a wire set of wires (e.g., for binary integers)
® assignment:
$\mathrm{x}=\mathrm{y}$
® data operations: $\quad x+y-5$
囚 control:
sequential statements: A; B; C
conditionals: if $\mathrm{x}==1$ then y
loops: $\quad$ for ( $\mathrm{i}=1 ; \mathrm{i}==10, \mathrm{i}++$ )
procedures: $\quad \mathrm{A} ; \operatorname{proc}(. .$.$) ; B;$
$\mathscr{H}$ We will study how each of these are implemented in hardware and composed into computational structures

## Switches: basic element of physical implementations

H Implementing a simple circuit (arrow shows action if wire changes to "1"):

close switch (if A is " 1 " or asserted) and turn on light bulb (Z)

open switch (if A is " 0 " or unasserted) and turn off light bulb (Z)

$$
Z \equiv A
$$

## Switches (cont'd)

H Compose switches into more complex ones (Boolean functions):


$Z \equiv A$ or $B$

## Switching networks

If Switch settings
® determine whether or not a conducting path exists to light the light bulb
\& To build larger computations
凹use a light bulb (output of the network) to set other switches (inputs to another network).
\% Connect together switching networks
囚 to construct larger switching networks, i.e., there is a way to connect outputs of one network to the inputs of the next.

## Relay networks

H A simple way to convert between conducting paths and switch settings is to use (electro-mechanical) relays.
H What is a relay?

current flowing through coil magnetizes core and causes normally closed ( nc ) contact to be pulled open
when no current flows, the spring of the contact returns it to its normal position
$\mathscr{H}$ What determines the switching speed of a relay network?

## Transistor networks

H Relays aren＇t used much anymore
囚 some traffic light controllers are still electro－mechanical
\＆Modern digital systems are designed in CMOS technology
囚 MOS stands for Metal－Oxide on Semiconductor
$\triangle C$ is for complementary because there are both normally－open and normally－closed switches
\＆MOS transistors act as voltage－controlled switches
囚 similar，though easier to work with than relays．

## MOS transistors

H MOS transistors have three terminals：drain，gate，and source
囚 they act as switches in the following way：
if the voltage on the gate terminal is（some amount）higher／lower than the source terminal then a conducting path will be established between the drain and source terminals

n－channel open when voltage at G is low closes when： voltage $(\mathrm{G})>$ voltage $(\mathrm{S})+\varepsilon$

p－channel closed when voltage at $G$ is low opens when：
voltage（G）＜voltage（S）$-\varepsilon$

## MOS networks



Two input networks


## Speed of MOS networks

H What influences the speed of CMOS networks?
© charging and discharging of voltages on wires and gates of transistors
\& Capacitors hold charge
$\triangle$ capacitance is at gates of transistors and wire material
H Resistors slow movement of electrons
囚 resistance mostly due to transistors

## Representation of digital designs

H Physical devices (transistors, relays)
H Switches
\& Truth tables
H Boolean algebra
H Gates
H Waveforms
\& Finite state behavior
H Register-transfer behavior
H Concurrent abstract specifications

## Digital vs．analog

H Convenient to think of digital systems as having only discrete，digital，input／output values
\＆In reality，real electronic components exhibit continuous，analog，behavior
\＆Why do we make the digital abstraction anyway？
囚 switches operate this way
囚 easier to think about a small number of discrete values
\＆Why does it work？
d does not propagate small errors in values
囚 always resets to 0 or 1

## Mapping from physical world to binary world

|  |  |  |
| :--- | :--- | :--- |
|  | State 0 | State 1 |
| Technology | Circuit Open | Circuit Closed |
| Relay logic | $0.0-1.0$ volts | $2.0-3.0$ volts |
| CMOS logic | $0.0-0.8$ volts | $2.0-5.0$ volts |
| Transistor transistor logic（TTL） |  |  |
| Fiber Optics | Light off | Light on |
| Dynamic RAM | Discharged capacitor | Charged capacitor |
| Nonvolatile memory（erasable） | Trapped electrons | No trapped electrons |
| Programmable ROM | Fuse blown | Fuse intact |
| Bubble memory | No magnetic bubble | Bubble present |
| Magnetic disk | No flux reversal | Flux reversal |
| Compact disc | No pit | Pit |
|  |  |  |
|  |  |  |
|  |  |  |

## Combinational vs. sequential digital circuits

$\mathscr{H}$ A simple model of a digital system is a unit with inputs and outputs:


If Combinational means "memory-less"
囚 a digital circuit is combinational if its output values only depend on its input values

## Combinational logic symbols

H Common combinational logic systems have standard symbols called logic gates


## Sequential logic

H Sequential systems
囚 exhibit behaviors（output values）that depend not only on the current input values，but also on previous input values
If In reality，all real circuits are sequential
® because the outputs do not change instantaneously after an input change囚 why not，and why is it then sequential？
H A fundamental abstraction of digital design is to reason（mostly）about steady－state behaviors
囚 look at the outputs only after sufficient time has elapsed for the system to make its required changes and settle down

## Synchronous sequential digital systems

H Outputs of a combinational circuit depend only on current inputs
囚 after sufficient time has elapsed
H Sequential circuits have memory
囚 even after waiting for the transient activity to finish
\％The steady－state abstraction is so useful that most designers use a form of it when constructing sequential circuits：
© the memory of a system is represented as its state
囚 changes in system state are only allowed to occur at specific times controlled by an external periodic clock
the clock period is the time that elapses between state changes it must be sufficiently long so that the system reaches a steady－state before the next state change at the end of the period

## Example of combinational and sequential logic

If Combinational：
© input A，B
囚 wait for clock edge
囚 observe C
$\triangle$ wait for another clock edge
囚 observe C again：will stay the same
\＆Sequential：
© input A，B
囚 wait for clock edge


囚 observe C
囚 wait for another clock edge
囚 observe C again：may be different

## Abstractions

## Ht Some we＇ve seen already

ه digital interpretation of analog values
囚 transistors as switches
囚 switches as logic gates
囚use of a clock to realize a synchronous sequential circuit
\＆Some others we will see
囚 truth tables and Boolean algebra to represent combinational logic
© encoding of signals with more than two logical values into binary form
® state diagrams to represent sequential logic
Q hardware description languages to represent digital logic
囚 waveforms to represent temporal behavior

## An example

H Calendar subsystem: number of days in a month (to control watch display)囚 used in controlling the display of a wrist-watch LCD screen
© inputs: month, leap year flag
囚 outputs: number of days

## Implementation in software

```
integer number_of_days ( month, leap_year_flag) {
    switch (month) {
        case 1: return (31);
        case 2: if (leap_year_flag == 1) then return (29)
            else return (28);
        case 3: return (31);
        ...
        case 12: return (31);
        default: return (0);
    }
}
```


## Implementation as a combinational digital system

H Encoding：
囚 how many bits for each input／output？
囚 binary number for month
囚 four wires for 28，29，30，and 31
H Behavior：
囚 combinational
囚 truth table specification


| month | leap | d 28 |  |  |  |  | d 29 | d 30 | d 31 |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 0000 | - | - |  |  |  |  |  |  |  |
| 0001 | - | 0 | 0 | - | - |  |  |  |  |
| 0010 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |
| 0010 | 1 | 0 | 1 | 0 | 0 |  |  |  |  |
| 0011 | - | 0 | 0 | 0 | 1 |  |  |  |  |
| 0100 | - | 0 | 0 | 1 | 0 |  |  |  |  |
| 0101 | - | 0 | 0 | 0 | 1 |  |  |  |  |
| 0110 | - | 0 | 0 | 1 | 0 |  |  |  |  |
| 0111 | - | 0 | 0 | 0 | 1 |  |  |  |  |
| 1000 | - | 0 | 0 | 0 | 1 |  |  |  |  |
| 1001 | - | 0 | 0 | 1 | 0 |  |  |  |  |
| 1010 | - | 0 | 0 | 0 | 1 |  |  |  |  |
| 1011 | - | 0 | 0 | 1 | 0 |  |  |  |  |
| 1100 | - | 0 | 0 | 0 | 1 |  |  |  |  |
| 1101 | - | - | - | - | - |  |  |  |  |
| $111-$ | - | - | - | - | - |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |

## Combinational example（cont＇d）

## \％Truth－table to logic to switches to gates



| month | leap | d28 |  | d29 | d30 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| d31 |  |  |  |  |  |
| 0001 | - | 0 | 0 | 0 | 1 |
| 0010 | 0 | 1 | 0 | 0 | 0 |
| 0010 | 1 | 0 | 1 | 0 | 0 |
| 0011 | - | 0 | 0 | 0 | 1 |
| 0100 | - | 0 | 0 | 1 | 0 |
| $\cdots$ |  |  |  |  |  |
| 1100 | - | 0 | 0 | 0 | 1 |
| 1101 | - | - | - | - | - |
| $111-$ | - | - | - | - | - |
| 0000 | - | - | - | - | - |

## Combinational example (cont'd)

भ $\mathrm{d} 28=\mathrm{m} 8^{\prime} \cdot \mathrm{m} 4^{\prime} \cdot \mathrm{m} 2 \cdot \mathrm{~m} 1^{\prime} \cdot \bullet$ leap ${ }^{\prime}$
\& $\mathrm{d} 29=\mathrm{m} 8^{\prime} \cdot \mathrm{m} 4^{\prime} \cdot \mathrm{m} 2 \cdot \mathrm{~m} 1^{\prime} \cdot$ leap
旲 $\mathrm{d} 30=\left(\mathrm{m} 8^{\prime} \bullet \mathrm{m} 4 \bullet \mathrm{~m} 2^{\prime} \bullet \mathrm{m} 1^{\prime}\right)+\left(m 8^{\prime} \bullet \mathrm{m} 4 \bullet \mathrm{~m} 2 \bullet \mathrm{~m} 1^{\prime}\right)+\left(\mathrm{m} 8 \bullet \mathrm{~m} 4^{\prime} \cdot \mathrm{m} 2^{\prime} \cdot \mathrm{m} 1\right)+$ (m8•m4'•m2•m1)
\& $\mathrm{d} 31=\left(m 8^{\prime} \cdot m 4^{\prime} \cdot \mathrm{m}^{\prime} \cdot \bullet \mathrm{m} 1\right)+\left(m 8^{\prime} \cdot \mathrm{m}^{\prime} \cdot \bullet \mathrm{m} 2 \bullet \mathrm{~m} 1\right)+\left(m 8 ' \bullet m 4 \bullet m 2^{\prime} \cdot m 1\right)+$ $\left(m 8^{\prime} \bullet m 4 \bullet m 2 \bullet m 1\right)+\left(m 8 \bullet m 4^{\prime} \cdot m 2^{\prime} \bullet m 1^{\prime}\right)+\left(m 8 \bullet m 4^{\prime} \cdot m 2 \bullet m 1^{\prime}\right)+$ ( $\mathrm{m} 8 \bullet \mathrm{~m} 4 \bullet \mathrm{~m} 2^{\prime} \bullet \mathrm{m} 1^{\prime}$ )


## Activity

How much can we simplify d31?


H What if we started the months with 0 instead of 1 ? (i.e., January is 0000 and December is 1011)


## Combinational example（cont＇d）

\＆ $\mathrm{d} 28=\mathrm{m} 8$＇$\bullet \mathrm{m} 4^{\prime} \cdot \mathrm{m} 2 \cdot \mathrm{~m} 1^{\prime} \cdot{ }^{\prime}$ leap ${ }^{\prime}$
भ $\mathrm{d} 29=\mathrm{m} 8$＇•m4＇•m2•m1＇•leap
旲 $\mathrm{d} 30=\left(\mathrm{m} 8^{\prime} \bullet \mathrm{m} 4 \bullet \mathrm{~m} 2^{\prime} \bullet \mathrm{m} 1^{\prime}\right)+\left(m 8^{\prime} \bullet \mathrm{m} 4 \bullet \mathrm{~m} 2 \bullet \mathrm{~m} 1^{\prime}\right)+\left(\mathrm{m} 8 \bullet \mathrm{~m} 4^{\prime} \cdot \mathrm{m} 2^{\prime} \cdot \mathrm{m} 1\right)+$ （m8•m4＇•m2•m1）
 $\left(\mathrm{m}^{\prime} \cdot \mathrm{m} 4 \bullet \mathrm{~m} 2 \cdot \mathrm{~m} 1\right)+\left(\mathrm{m} 8 \cdot \mathrm{~m} 4^{\prime} \cdot \mathrm{m} 2^{\prime} \cdot \mathrm{m} 4^{\prime}\right)+\left(m 8 \cdot m 4^{\prime} \cdot \mathrm{m} 2 \cdot \mathrm{~m} 1^{\prime}\right)+$ （ $\mathrm{m} 8 \cdot \mathrm{~m} 4 \bullet \mathrm{~m} 2^{\prime} \cdot \mathrm{m} 1^{\prime}$ ）


## Another example

H Door combination lock：
囚 punch in 3 values in sequence and the door opens；if there is an error the lock must be reset；once the door opens the lock must be reset

囚 inputs：sequence of input values，reset
囚 outputs：door open／close
囚 memory：must remember combination

> or always have it available as an input

## Implementation in software

```
integer combination_lock ( ) {
    integer v1, v2, v3;
    integer error = 0;
    static integer c[3] = 3, 4, 2;
    while (!new_value( ));
    v1 = read_value( );
    if (v1 != c[1]) then error = 1;
    while (!new_value( ));
    v2 = read_value( );
    if (v2 != c[2]) then error = 1;
    while (!new_value( ));
    v3 = read_value( );
    if (v2 != c[3]) then error = 1;
    if (error == 1) then return(0); else return (1);
}
```


## Implementation as a sequential digital system

H Encoding：
囚 how many bits per input value？
囚 how many values in sequence？
囚 how do we know a new input value is entered？
囚 how do we represent the states of the system？
H Behavior：
© clock wire tells us when it＇s ok to look at inputs （i．e．，they have settled after change）
囚 sequential：sequence of values must be entered
囚 sequential：remember if an error occurred
＠finite－state specification


## Sequential example（cont＇d）： abstract control

H Finite－state diagram
囚 states： 5 states
区represent point in execution of machine
凹each state has outputs
囚 transitions： 6 from state to state， 5 self transitions， 1 global
凹changes of state occur when clock says it＇s ok
区based on value of inputs
囚 inputs：reset，new，results of comparisons


## Sequential example（cont＇d）： data－path vs．control

## H Internal structure

® data－path
凹storage for combination
凹comparators
囚 control
凹finite－state machine controller
区control for data－path
凹state changes controlled by clock


## Sequential example (cont'd): finite-state machine

H Finite-state machine
囚 refine state diagram to include internal structure


## Sequential example (cont'd): finite-state machine

H Finite-state machine
囚 generate state table (much like a truth-table)


| reset | new | equal | state | next <br> state | mux | open/closed |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | - | - | - | S1 | C1 | closed |
| 0 | 0 | - | S1 | S1 | C1 | closed |
| 0 | 1 | 0 | S1 | ERR | - | closed |
| 0 | 1 | 1 | S1 | S2 | C2 | closed |
| 0 | 0 | - | S2 | S2 | C2 | closed |
| 0 | 1 | 0 | S2 | ERR | - | closed |
| 0 | 1 | 1 | S2 | S3 | C3 | closed |
| 0 | 0 | - | S3 | S3 | C3 | closed |
| 0 | 1 | 0 | S3 | ERR | - | closed |
| 0 | 1 | 1 | S3 | OPEN | - | open |
| 0 | - | - | OPEN | OPEN | - | open |
| 0 | - | - | ERR | ERR | - | closed |

## Sequential example（cont＇d）： encoding

## H Encode state table

® state can be：S1，S2，S3，OPEN，or ERR
凹needs at least 3 bits to encode：000，001，010，011， 100
区and as many as 5：00001，00010，00100，01000， 10000
区choose 4 bits：0001，0010，0100，1000， 0000
囚 output mux can be：C1，C2，or C3
区needs 2 to 3 bits to encode
区choose 3 bits：001，010， 100
囚 output open／closed can be：open or closed
凹needs 1 or 2 bits to encode
区choose 1 bits：1， 0

## Sequential example（cont＇d）： encoding

## H Encode state table

® state can be：S1，S2，S3，OPEN，or ERR
खchoose 4 bits：0001，0010，0100，1000， 0000
囚 output mux can be：C1，C2，or C3
区choose 3 bits：001，010， 100
囚 output open／closed can be：open or closed区choose 1 bits：1， 0

| reset | new | equal | state | next <br> state | mux | open／closed |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | - | - | - | 0001 | 001 | 0 |  |
| 0 | 0 | - | 0001 | 0001 | 001 | 0 |  |
| 0 | 1 | 0 | 0001 | 0000 | - | 0 | good choice of encoding！ |
| 0 | 1 | 1 | 0001 | 0010 | 010 | 0 |  |
| 0 | 0 | - | 0010 | 0010 | 010 | 0 | mux is identical to |
| 0 | 1 | 0 | 0010 | 0000 | - | 0 | last 3 bits of state |
| 0 | 1 | 1 | 0010 | 0100 | 100 | 0 |  |
| 0 | 0 | - | 0100 | 0100 | 100 | 0 | open／closed is |
| 0 | 1 | 0 | 0100 | 0000 | - | 0 | identical to first bit |
| 0 | 1 | 1 | 0100 | 1000 | - | 1 | of state |
| 0 | - | - | 1000 | 1000 | - | 1 |  |
| 0 | - | - | 0000 | 0000 | - | 0 |  |

## Activity

H Have lock always wait for 3 key presses exactly before making a decision囚 remove reset


## Sequential example (cont'd): controller implementation

A Implementation of the controller


## Design hierarchy



## Summary

If That was what the entire course is about
囚 converting solutions to problems into combinational and sequential networks effectively organizing the design hierarchically
© doing so with a modern set of design tools that lets us handle large designs effectively
囚 taking advantage of optimization opportunities
H Now lets do it again
囚 this time we＇ll take nine weeks

