#### **Combinational Logic Technologies**

- - □ cell libraries
- ★ Regular logic

  - □ decoders
- ★ Two-level programmable logic
  - □ PALs
  - □ PLAs
  - ☐ ROMs

Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### **Random logic**

- ₩ Transistors quickly integrated into logic gates (1960s)
- - ☐ Texas Instruments Logic Data Book the yellow bible
  - △ all common packages listed and characterized (delays, power)
  - - ⊠in 14-pin IC: 6-inverters, 4 NAND gates, 4 XOR gates
- - △ designers reuse already characterized logic gates on chips

  - riangle difference is that the parts don't exist in physical inventory created as needed

Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### **Random logic**

- - ☐ map from logic to NAND/NOR networks
  - ☑ determine minimum number of packages
     ☑ slight changes to logic function could decrease cost
- ☆
   Changes to difficult to realize
  - □ need to rewire parts

  - △ design with spares (few extra inverters and gates on every board)

Autumn 2000

CSE370 - III - Combinational Logic Technologies

3

# Regular logic


- ★ Need to make design faster
- ₩ Need to make engineering changes easier to make
- ★ Simpler for designers to understand and map to functionality
  - △ harder to think in terms of specific gates
  - △ better to think in terms of a large multi-purpose block

Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### **Making connections**

- ★ Route one of many inputs to a single output --- multiplexer
- # Route a single input to one of many outputs --- demultiplexer





Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### **Mux and demux**

- **∺** Switch implementation of multiplexers and demultiplexers
  - △ can be composed to make arbitrary size switching networks
  - ☐ used to implement multiple-source/multiple-destination interconnections






Autumn 2000

CSE370 - III - Combinational Logic Technologies

# Mux and demux (cont'd)

₩ Uses of multiplexers/demultiplexers in multi-point connections




Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### **Multiplexers/selectors**

- - △ 2<sup>n</sup> data inputs, n control inputs (called "selects"), 1 output
  - △ used to connect 2<sup>n</sup> points to a single point
  - △ control signal pattern forms binary index of input connected to output



Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### **Multiplexers/selectors (cont'd)**


Z = A' IO + A I1₩ <u>2:1 mux:</u>


₩ 4:1 mux: Z = A' B' IO + A' B I1 + A B' I2 + A B I3


Z = A' B' C' I0 + A' B' C I1 + A' B C' I2 + A' B C I3 + A B' C' I4 + A B' C I5 + A B C' I6 + A B C I7 ₩ <u>8:1 mux:</u>

 $Z \stackrel{2}{=} \overset{n}{\underset{k=0}{\overset{r}{\sum}}} \overset{1}{(} m_k I_k)$ 

riangle in minterm shorthand form for a  $2^n:1$  Mux







Autumn 2000


CSE370 - III - Combinational Logic Technologies

# **Gate level implementation of muxes**

¥ 2:1 mux




業 <u>4:1 mux</u>



Autumn 2000


# **Cascading multiplexers**

★ Large multiplexers can be implemented by cascading smaller ones



control signals B and C simultaneously choose one of I0, I1, I2, I3 and one of I4, I5, I6, I7

control signal A chooses which of the upper or lower mux's output to gate to Z




Autumn 2000

CSE370 - III - Combinational Logic Technologies

# Multiplexers as general-purpose logic

- ★ A 2<sup>n</sup>:1 multiplexer can implement any function of n variables
  - △ with the variables used as control inputs and
  - $\triangle$  the data inputs tied to 0 or 1


$$\triangle$$
 F(A,B,C) = m0 + m2 + m6 + m7  
= A'B'C' + A'BC' + ABC' + ABC  
= A'B'(C') + A'B(C') + AB'(0) + AB(1)




Autumn 2000

#### Multiplexers as general-purpose logic (cont'd)

- # A  $2^{n-1}$ :1 multiplexer can implement any function of n variables
  - ☑ with n-1 variables used as control inputs and
  - △ the data inputs tied to the last variable or its complement
- ₩ Example:






13

Autumn 2000

CSE370 - III - Combinational Logic Technologies

# Multiplexers as general-purpose logic (cont'd)



# **Activity**

**Map** the following equation to an 4:1 multiplexer using a minimum of external gates:

Autumn 2000

CSE370 - III - Combinational Logic Technologies

15

#### **Demultiplexers/decoders**


- ★ Decoders/demultiplexers: general concept
  - △ single data input, n control inputs, 2<sup>n</sup> outputs
  - riangle control inputs (called "selects" (S)) represent binary index of output to which the input is connected
  - △ data input usually called "enable" (G)


1:2 Decoder:	3:8 Decoder:				
O0 = G ◆ S'	$O0 = G \bullet S2' \bullet S1' \bullet S0'$				
O1 = G • S	$O1 = G \bullet S2' \bullet S1' \bullet S0$				
	$O2 = G \bullet S2' \bullet S1 \bullet S0'$				
2:4 Decoder:	$O3 = G \bullet S2' \bullet S1 \bullet S0$				
$O0 = G \bullet S1' \bullet S0'$	$O4 = G \bullet S2 \bullet S1' \bullet S0'$				
$O1 = G \bullet S1' \bullet S0$	$O5 = G \bullet S2 \bullet S1' \bullet S0$				
$O2 = G \bullet S1 \bullet S0'$	$O6 = G \bullet S2 \bullet S1 \bullet S0'$				
$O3 = G \cdot S1 \cdot S0$	$O7 = G \bullet S2 \bullet S1 \bullet S0$				


Autumn 2000

CSE370 - III - Combinational Logic Technologies

# **Gate level implementation of demultiplexers**








Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### Demultiplexers as general-purpose logic

- $\Re$  A n:2<sup>n</sup> decoder can implement any function of n variables


  - $\triangle$  the enable inputs tied to 1 and
  - ☐ the appropriate minterms summed to form the function




demultiplexer generates appropriate minterm based on control signals (it "decodes" control signals)

Autumn 2000


CSE370 - III - Combinational Logic Technologies





#### **Programmable logic arrays**

- ₩ Pre-fabricated building block of many AND/OR gates
  - □ actually NOR or NAND
  - □ "personalized" by making or breaking connections among the gates
  - ☐ programmable array block diagram for sum of products form



Autumn 2000

CSE370 - III - Combinational Logic Technologies

21

#### **Enabling concept**

★ Shared product terms among outputs

$$F0 = A + B'C'$$

F0 = A + B' C' F1 = A C' + A B F2 = B' C' + A B F3 = B' C + A example:

personality matrix

#### input side:

1 = uncomplemented in term

0 =complemented in term

– = does not participate

product term	inputs			outputs			
term	Α	В	С	F0	F1	F2	F3
AB	1	1	-	0	1	1	0 🛌
B'C	_	0	1	0	0	0	1
AC'	1	-	0	0	1	0	0
B'C'	_	0	0	1	0	1	0 🖊

output side:

1 = term connected to output


0 = no connection to output

<sup>2</sup>reuse of terms

Autumn 2000

#### **Before programming**

 $\divideontimes$  All possible connections are available before "programming" riangle in reality, all AND and OR gates are NANDs



Autumn 2000


CSE370 - III - Combinational Logic Technologies

#### **After programming**

₩ Unwanted connections are "blown"

☐ fuse (normally connected, break unwanted ones)

△ anti-fuse (normally disconnected, make wanted connections)




Autumn 2000


CSE370 - III - Combinational Logic Technologies

#### Alternate representation for high fan-in structures

- ★ Short-hand notation so we don't have to draw all the wires
  - $\ \, \boxtimes \times \, \text{signifies}$  a connection is present and perpendicular signal is an input to gate




notation for implementing F0 = A B + A' B'F1 = C D' + C' D



Autumn 2000

CSE370 - III - Combinational Logic Technologies

Programmable logic array example



 $\triangle$  F2 = A + B + C

△ F3 = A' B' C'

 $\triangle$  F4 = A' + B' + C'

 $\triangle$  F5 = A xor B xor C

 $\triangle$  F6 = A xnor B xnor C

Α	В	С	F1	F2	F3	F4	F5	F6
0	0	0	0	0	1	1	0	0
0	0	1	0	1	0	1	1	1
0	1	0	0	1	0	1	1	1
0	1	1	0	1	0	1	0	0
1	0	0	0	1	0	1	1	1
1	0	1	0	1	0	1	0	0
1	1	0	0	1	0	1	0	0
1	1	1	1	1	0	0	1	F6 0 1 1 0 1 0 0 1

bits stored in memory

A'B'C'

A'BC'

A'BC'

A'BC'

ABC'

ABC'

ABC'

full decoder as for memory address

ĭ F1 F2 F3


Autumn 2000

#### **PALs and PLAs**

- ₩ Programmable logic array (PLA)

  - □ unconstrained fully-general AND and OR arrays
- ☆ Programmable array logic (PAL)
  - □ constrained topology of the OR array
  - ☐ innovation by Monolithic Memories

a given column of the OR array has access to only a subset of the possible product terms



Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### PALs and PLAs: design example

#### 

Α	В	С	D	W	Χ	Υ	Ζ
0	0	0	0	0	0	0	0
0	0 0	0 0	0 1	0	0	0 0	1
0	0	1	0	0	0 0 0	1	1
0	0	1	1	0	0	1 1 1	0
0	1	0	0 1 0 1	0	1	1	0
0	1	0	1	1	1	1	0
0 0 0 0 0 0 1 1	1	1	Ō	1	1 0 0 0 0	1 1 0	0 1 1 0 0 0 0 1 1
0	1	1	1	1	0	1	1
1	0	0	0	1	0	0	1
1	0	0	1	1	0	0	0
1	0	1	_	_	_	_	_
1	1	-	-	-	-	-	_
				1			

minimized functions:


$$W = A + B D + B C$$
  
 $X = B C'$   
 $Y = B + C$   
 $Z = A'B'C'D + B C D + A D' + B' C D'$ 

Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### PALs and PLAs: design example (cont'd)

★ Code converter: programmed PLA



minimized functions:

not a particularly good candidate for PAL/PLA implementation since no terms are shared among outputs

however, much more compact and regular implementation when compared with discrete AND and OR gates

29


Autumn 2000

CSE370 - III - Combinational Logic Technologies

# PALs and PLAs: design example (cont'd)

★ Code converter: programmed PAL


4 product terms per each OR gate



Autumn 2000

# PALs and PLAs: design example (cont'd)

- $\divideontimes \ \, \underline{\text{Code converter: NAND gate implementation}}$ 
  - □ loss or regularity, harder to understand
  - $\triangle$  harder to make changes



Autumn 2000

Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### PALs and PLAs: another design example A'B'C'D' D NE LT GT <u>A</u> A'BC'D 0 - ABCD Ō 0 0 0 0 0 0 0 1 0 0 AB'CD' Ō 'AC' 0 1 0 1 0 0 0 0 1 A'C 0 Ō 0 B'D 0 1 BD' A'B'D 0 0 0 0 0 0 B'CD ŏ 0 ABC BC'D' minimized functions: EQ = A'B'C'D' + A'BC'D + ABCD + AB'CD'NE = AC' + A'C + B'D + BD'LT = A'C + A'B'D + B'CDGT = AC' + ABC + BC'D'EQ NE LT GT


# **Activity**

★ Map the following functions to the PLA below:

 $\triangle W = AB + A'C' + BC'$ 

 $\triangle X = ABC + AB' + A'B$ 

 $\triangle Y = ABC' + BC + B'C'$ 



Autumn 2000


CSE370 - III - Combinational Logic Technologies

# Activity (cont'd)


Autumn 2000

CSE370 - III - Combinational Logic Technologies





- △ entry (row) is called a "word"
- $\triangle$  width of row = word-size
- riangle address is input
- □ selected word is output
   □



internal organization

resistor – selectively connected to 0 by word line controlled switches)

Autumn 2000

CSE370 - III - Combinational Logic Technologies

word lines (only one is active – decoder is just right for this)

# **ROMs and combinational logic**


★ Combinational logic implementation (two-level canonical form) using a ROM


$$\mathsf{F0} = \mathsf{A'}\;\mathsf{B'}\;\mathsf{C}\;\;+\;\;\mathsf{A}\;\mathsf{B'}\;\mathsf{C'}\;\;+\;\;\mathsf{A}\;\mathsf{B'}\;\mathsf{C}$$

$$F1 = A'B'C + A'BC' + ABC$$

$$F2 = A' B' C' + A' B' C + A B' C'$$

$$F3 = A'BC + AB'C' + ABC'$$






block diagram

Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### **ROM** structure

Similar to a PLA structure but with a fully decoded AND array
 □ completely flexible OR array (unlike PAL)



Autumn 2000

CSE370 - III - Combinational Logic Technologies

37

#### **ROM vs. PLA**

- ★ ROM approach advantageous when
  - △ design time is short (no need to minimize output functions)
  - △ most input combinations are needed (e.g., code converters)
  - ☐ little sharing of product terms among output functions
- - □ size doubles for each additional input
     □
     □ size doubles for each additional input
     □ size doubles for each additional input
     □ size doubles for each additional input
  - □ can't exploit don't cares
- - ☐ design tools are available for multi-output minimization
  - ☐ there are relatively few unique minterm combinations
  - ☐ many minterms are shared among the output functions
- ₩ PAL problems
  - □ constrained fan-ins on OR plane

Autumn 2000

CSE370 - III - Combinational Logic Technologies

#### Regular logic structures for two-level logic

- ₩ ROM full AND plane, general OR plane
  - □ cheap (high-volume component)
  - □ can implement any function of n inputs
- ₩ PAL programmable AND plane, fixed OR plane

  - ☐ can implement functions limited by number of terms
  - riangle high speed (only one programmable plane that is much smaller than ROM's decoder)
- ₩ PLA programmable AND and OR planes
  - ☐ most expensive (most complex in design, need more sophisticated tools)
  - □ can implement any function up to a product term limit

Autumn 2000

CSE370 - III - Combinational Logic Technologies

39

#### Regular logic structures for multi-level logic

- **%** Difficult to devise a regular structure for arbitrary connections between a large set of different types of gates
  - riangle efficiency/speed concerns for such a structure
  - △ in 467 you'll learn about field programmable gate arrays (FPGAs) that are just such programmable multi-level structures

    - ⊠lookup tables for logic functions (programming fills in the table)
    - ⊠multi-purpose cells (utilization is the big issue)
- ₩ Use multiple levels of PALs/PLAs/ROMs

  - ☐ make it an input to be used in further logic

Autumn 2000

CSE370 - III - Combinational Logic Technologies

# **Combinational logic technology summary**

- ★ Random logic

  - △ conversion to NAND-NAND and NOR-NOR networks
  - △ transition from simple gates to more complex gate building blocks
  - □ reduced gate count, fan-ins, potentially faster
- ☆ Time response in combinational networks
  - ☐ gate delays and timing waveforms
  - △ hazards/glitches (what they are and why they happen)
- ★ Regular logic

  - ☑ ROMs
  - □ PLAs/PALs
  - □ advantages/disadvantages of each

Autumn 2000

CSE370 - III - Combinational Logic Technologies