## Combinational Logic Technologies

H Standard qates
囚 gate packages
囚 cell libraries
H Regular logic
囚 multiplexers
囚 decoders
H Two－level programmable logic
囚 PALs
囚 PLAs
囚 ROMs

## Random logic

H Transistors quickly integrated into logic gates（1960s）
$\mathscr{H}$ Catalog of common gates（1970s）
囚 Texas Instruments Logic Data Book－the yellow bible
＠all common packages listed and characterized（delays，power）
囚 typical packages：
区in 14－pin IC：6－inverters， 4 NAND gates， 4 XOR gates
H Today，very few parts are still in use
\＆However，parts libraries exist for chip design
囚 designers reuse already characterized logic gates on chips
囚 same reasons as before
$\triangle$ difference is that the parts don＇t exist in physical inventory－created as needed

## Random logic

If Too hard to figure out exactly what gates to use
囚 map from logic to NAND／NOR networks
囚 determine minimum number of packages
区slight changes to logic function could decrease cost
\％Changes to difficult to realize
囚 need to rewire parts
囚 may need new parts
$\triangle$ design with spares（few extra inverters and gates on every board）

## Regular logic

If Need to make design faster
\＆Need to make engineering changes easier to make
H Simpler for designers to understand and map to functionality
囚 harder to think in terms of specific gates
囚 better to think in terms of a large multi－purpose block

## Making connections

H Direct point-to-point connections between gates囚 wires we've seen so far

H Route one of many inputs to a single output --- multiplexer
\& Route a single input to one of many outputs --- demultiplexer

multiplexer

demultiplexer

$4 \times 4$ switch

## Mux and demux

If Switch implementation of multiplexers and demultiplexers $\triangle$ can be composed to make arbitrary size switching networks囚 used to implement multiple-source/multiple-destination interconnections


## Mux and demux (cont'd)

$\mathscr{H}$ Uses of multiplexers/demultiplexers in multi-point connections


## Multiplexers/selectors

H Multiplexers/selectors: general concept
$\triangle 2^{\mathrm{n}}$ data inputs, n control inputs (called "selects"), 1 output囚 used to connect $2^{n}$ points to a single point
囚 control signal pattern forms binary index of input connected to output

$$
\mathrm{Z}=\mathrm{A}^{\prime} \mathrm{I}_{0}+\mathrm{AI}_{1}
$$

> two alternative forms
for a 2:1 Mux truth table

## Multiplexers/selectors (cont'd)



## Gate level implementation of muxes

\& 2:1 mux


H $4: 1$ mux


## Cascading multiplexers

\＆Large multiplexers can be implemented by cascading smaller ones

control signals $B$ and $C$ simultaneously choose one of I0，I1，I2，I3 and one of I4，I5，I6，I7
control signal A chooses which of the upper or lower mux＇s output to gate to Z


Autumn 2000
CSE370－III－Combinational Logic Technologies
11

## Multiplexers as general－purpose logic

H $A 2^{n}: 1$ multiplexer can implement any function of $n$ variables
区 with the variables used as control inputs and
囚 the data inputs tied to 0 or 1
囚 in essence，a lookup table
\＆Example：
$\triangle F(A, B, C)=m 0+m 2+m 6+m 7$

$$
\begin{aligned}
& =A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B C^{\prime}+A B C^{\prime}+A B C \\
& =A^{\prime} B^{\prime}\left(C^{\prime}\right)+A^{\prime} B\left(C^{\prime}\right)+A B^{\prime}(0)+A B(1)
\end{aligned}
$$



## Multiplexers as general-purpose logic (cont'd)

H A $2^{n-1}: 1$ multiplexer can implement any function of $n$ variables
囚 with $n-1$ variables used as control inputs and
© the data inputs tied to the last variable or its complement
H Example:

$$
\begin{aligned}
\Delta \mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}) & =\mathrm{m} 0+m 2+\mathrm{m} 6+\mathrm{m7} \\
& =A^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime}+\mathrm{A}^{\prime} B C^{\prime}+A B C^{\prime}+A B C \\
& =A^{\prime} B^{\prime}\left(C^{\prime}\right)+A^{\prime} B\left(C^{\prime}\right)+A B^{\prime}(0)+A B(1)
\end{aligned}
$$





Autumn 2000

Multiplexers as general-purpose logic (cont'd)


## Activity

H Map the following equation to an 4:1 multiplexer using a minimum of external gates:
$\square$

## Demultiplexers/decoders

भ Decoders/demultiplexers: general concept
$\triangle$ single data input, $n$ control inputs, $2^{n}$ outputs
囚 control inputs (called "selects" (S)) represent binary index of output to which the input is connected
囚 data input usually called "enable" (G)

$$
\begin{gathered}
\text { 1:2 Decoder: } \\
\mathrm{O} 0=\mathrm{G} \cdot \mathrm{~S}^{\prime} \\
\mathrm{O} 1=\mathrm{G} \cdot \mathrm{~S} \\
\\
2: 4 \text { Decoder: } \\
\hline \mathrm{O} 0=\mathrm{G} \cdot \mathrm{~S} 1^{\prime} \bullet \mathrm{SO}^{\prime} \\
\mathrm{O} 1=\mathrm{G} \cdot \mathrm{~S} 1^{\prime} \cdot \mathrm{SO}^{\prime} \\
\mathrm{O} 2=\mathrm{G} \cdot \mathrm{~S} 1 \cdot \mathrm{SO}^{\prime} \\
\mathrm{O} 3=\mathrm{G} \cdot \mathrm{~S} 1 \cdot \mathrm{~S} 0
\end{gathered}
$$

3:8 Decoder:
$\mathrm{O} 0=\mathrm{G} \cdot \mathrm{S}^{\prime} \cdot \mathrm{S1}^{\prime} \cdot \mathrm{SO}^{\prime}$
$\mathrm{O} 1=\mathrm{G} \cdot \mathrm{S}^{\prime} \cdot \mathrm{S}^{\prime} \cdot \mathrm{SO}$
$\mathrm{O} 2=\mathrm{G} \cdot \mathrm{S} 2^{\prime} \cdot \mathrm{S} 1 \bullet \mathrm{~S}^{\prime}$
O 3 = G • S2' • S $1 \cdot \mathrm{SO}$
$\mathrm{O} 4=\mathrm{G} \cdot \mathrm{S} 2 \cdot \mathrm{~S} 1^{\prime} \cdot \mathrm{SO}^{\prime}$
$\mathrm{O} 5=\mathrm{G} \cdot \mathrm{S} 2 \cdot \mathrm{~S} 1^{\prime} \cdot \mathrm{S} 0$
$\mathrm{O} 6=\mathrm{G} \cdot \mathrm{S} 2 \cdot \mathrm{~S} 1 \cdot \mathrm{SO}^{\prime}$
O = G • S2 • S1 • S0

## Gate level implementation of demultiplexers

## \& 1:2 decoders


\& 2:4 decoders


Autumn 2000

## Demultiplexers as general-purpose logic

H $\mathrm{A} \mathrm{n}: 2^{\mathrm{n}}$ decoder can implement any function of n variables
囚 with the variables used as control inputs
囚 the enable inputs tied to 1 and
$\triangle$ the appropriate minterms summed to form the function

demultiplexer generates appropriate minterm based on control signals (it "decodes" control signals)

## Demultiplexers as general-purpose logic (cont'd)

\& $F 1=A^{\prime} B C^{\prime} D+A^{\prime} B^{\prime} C D+A B C D$
\& $\mathrm{F} 2=\mathrm{ABC} C^{\prime} D^{\prime}+A B C$
\& $\mathrm{F} 3=\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+\mathrm{C}^{\prime}+\mathrm{D}^{\prime}\right)$


Autumn 2000

## Cascading decoders

\& 5:32 decoder
囚 $1 \times 2: 4$ decoder囚 4x3:8 decoders


## Programmable logic arrays

H Pre-fabricated building block of many AND/OR gates
囚 actually NOR or NAND
® "personalized" by making or breaking connections among the gates囚 programmable array block diagram for sum of products form


## Enabling concept

If Shared product terms among outputs
$\mathrm{FO}=\mathrm{A}+\mathrm{B}^{\prime} \mathrm{C}^{\prime}$
example: $\quad F 1=A C^{\prime}+A B$
$F 2=B^{\prime} C^{\prime}+A B$
$\mathrm{F} 3=\mathrm{B}^{\prime} \mathrm{C}+\mathrm{A}$
personality matrix


Autumn 2000

## Before programming

\& All possible connections are available before "programming" © in reality, all AND and OR gates are NANDs


## After programming

H Unwanted connections are "blown"
囚 fuse (normally connected, break unwanted ones)
囚 anti-fuse (normally disconnected, make wanted connections)


## Alternate representation for high fan－in structures

H Short－hand notation so we don＇t have to draw all the wires
囚 $\times$ signifies a connection is present and perpendicular signal is an input to gate

notation for implementing
$F 0=A B+A^{\prime} B^{\prime}$
$F 1=C D^{\prime}+C^{\prime} D$


## Programmable logic array example

H Multiple functions of $A, B, C$
$\triangle F 1=A B C$
$\triangle F 2=A+B+C$
囚 F3 $=A^{\prime} B^{\prime} C^{\prime}$
囚 $\mathrm{F} 4=\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+\mathrm{C}^{\prime}$
囚F5 $=A$ xor $B$ xor $C$
囚 F6 = A xnor B xnor C
A B C F1 F2 F3 F4 F5 F6
00000011100
$\begin{array}{lllllllll}0 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1\end{array}$

| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

01110010010
$\begin{array}{lllllllll}1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1\end{array}$

| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

1100010010

| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## PALs and PLAs

\＆Programmable logic array（PLA）
囚 what we＇ve seen so far
囚 unconstrained fully－general AND and OR arrays
\＆Programmable array logic（PAL）
囚 constrained topology of the OR array囚 innovation by Monolithic Memories囚 faster and smaller OR plane
a given column of the OR array has access to only a subset of the possible product terms


Autumn 2000

## PALs and PLAs：design example

\＆ BCD to Gray code converter

| A | B | C | D | W | X | Y | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | - | - | - | - | - |
| 1 | 1 | - | - | - | - | - | - |

minimized functions：
$W=A+B D+B C$
$X=B C^{\prime}$
$Y=B+C$
$Z=A^{\prime} B^{\prime} C^{\prime} D+B C D+A D^{\prime}+B^{\prime} C D^{\prime}$

## PALs and PLAs: design example (cont'd)



PALs and PLAs: design example (cont'd)
\% Code converter: programmed PAL

4 product terms per each OR gate


## PALs and PLAs: design example (cont'd)

\& Code converter: NAND qate implementation ® loss or regularity, harder to understand囚 harder to make changes


## PALs and PLAs: another design example

H Magnitude comparator

| A | B | C | D | EQ | NE | LT | GT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

minimized functions:
$E Q=A^{\prime} B^{\prime} C^{\prime} D^{\prime}+A^{\prime} B^{\prime} D+A B C D+A B^{\prime} C D^{\prime}$ $L T=A^{\prime} C+A^{\prime} B^{\prime} D+B^{\prime} C D$

$$
\begin{aligned}
& \mathrm{NE}=A \mathrm{AC}^{\prime}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{B}^{\prime} \mathrm{D}+\mathrm{BD}^{\prime} \\
& \mathrm{GT}=A \mathrm{C}^{\prime}+\mathrm{ABC}+\mathrm{BC}^{\prime} \mathrm{D}^{\prime}
\end{aligned}
$$



Autumn 2000

## Activity

\& Map the following functions to the PLA below:
$\Delta W=A B+A^{\prime} C^{\prime}+B C^{\prime}$
$\Delta X=A B C+A B^{\prime}+A^{\prime} B$
囚 $Y=A B C^{\prime}+B C+B^{\prime} C^{\prime}$


## Activity (cont'd)



## Read－only memories

H Two dimensional array of 1 s and 0 s
word lines（only one囚 entry（row）is called a＂word＂ is active－decoder is囚 width of row＝word－size © index is called an＂address＂ $\triangle$ address is input囚 selected word is output

## internal organization

 by word line controlled switches）

## ROMs and combinational logic

$\mathscr{H}$ Combinational logic implementation（two－level canonical form）using a ROM

$$
\begin{aligned}
& F 0=A^{\prime} B^{\prime} C+A B^{\prime} C^{\prime}+A B^{\prime} C \\
& F 1=A^{\prime} B^{\prime} C+A^{\prime} B C^{\prime}+A B C \\
& F 2=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B^{\prime} C+A B^{\prime} C^{\prime} \\
& F 3=A^{\prime} B C+A B^{\prime} C^{\prime}+A B C^{\prime}
\end{aligned}
$$

| A | B | C | FO | F1 | F2 | F3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |

truth table

block diagram

## ROM structure

H Similar to a PLA structure but with a fully decoded AND array囚 completely flexible OR array（unlike PAL）


## ROM vs．PLA

If ROM approach advantageous when
d design time is short（no need to minimize output functions）
most input combinations are needed（e．g．，code converters）
囚 little sharing of product terms among output functions
\＆ROM problems
囚 size doubles for each additional input
囚 can＇t exploit don＇t cares
\％PLA approach advantageous when
® design tools are available for multi－output minimization © there are relatively few unique minterm combinations
$\triangle$ many minterms are shared among the output functions
\＆PAL problems
囚 constrained fan－ins on OR plane

## Regular logic structures for two－level logic

\＆ROM－full AND plane，general OR plane
囚 cheap（high－volume component）
$\triangle$ can implement any function of $n$ inputs
囚 medium speed
\＆PAL－programmable AND plane，fixed OR plane
囚 intermediate cost
© can implement functions limited by number of terms
囚 high speed（only one programmable plane that is much smaller than ROM＇s decoder）
\＆PLA－programmable AND and OR planes
囚 most expensive（most complex in design，need more sophisticated tools）
© can implement any function up to a product term limit
囚 slow（two programmable planes）

## Regular logic structures for multi－level logic

H Difficult to devise a regular structure for arbitrary connections between a large set of different types of gates
® efficiency／speed concerns for such a structure
囚 in 467 you＇ll learn about field programmable gate arrays（FPGAs）that are just such programmable multi－level structures
®programmable multiplexers for wiring
区lookup tables for logic functions（programming fills in the table）
囚multi－purpose cells（utilization is the big issue）
H Use multiple levels of PALs／PLAs／ROMs
囚 output intermediate result
囚 make it an input to be used in further logic

## Combinational logic technology summary

\＆Random logic
® Single gates or in groups
囚 conversion to NAND－NAND and NOR－NOR networks
囚 transition from simple gates to more complex gate building blocks
囚 reduced gate count，fan－ins，potentially faster
囚 more levels，harder to design
H Time response in combinational networks
囚 gate delays and timing waveforms
囚 hazards／glitches（what they are and why they happen）
H Reqular logic
囚 multiplexers／decoders
囚 ROMs
$\triangle$ PLAs／PALs
囚 advantages／disadvantages of each

