






Complex counter					
Gray: 000, 001	ounter counts up in the punter advances throu , 010, 011, 100, 101, , 011, 101, 111, , 011, 010, 110, 111,	e binary sequence ugh the Gray code sec , 110, 111	quence		
ℜ <u>Valid I/O behavior (part</u>)	<u></u>				
Mode Input M	Current State	Next State			
0	000	001			
0	001	010			
1	010	110			
1	110 111	111 101			
I	111	101			
0	101	110			
0 0	101	110			
0 0	101 110	110 111			















Timer fo	r traffic light controller	
육 <u>Another F</u>	<u>'SM</u>	
π	<pre>odule Timer(TS, TL, ST, Clk); output TS; output TL; input ST; input Clk; integer value; assign TS = (value >= 4); // 5 cycles after reset assign TL = (value >= 14); // 15 cycles after reset always @(posedge ST) value = 0; // async reset always @(posedge Clk) value = value + 1;</pre>	
e	ndmodule	
Autumn 2000	CSE370 - IX - Sequential Logic Case Studies	15









	· · · · · ·	
Implementati	on in software	
integer combinatio		
integer v1, v2		
integer error	-	
static integer	c[3] = 3, 4, 2;	
while (!new_va	lue());	
v1 = read_valu	e();	
if (v1 != c[1]) then error = 1;	
while (!new va	lue());	
v2 = read valu		
if (v2 != c[2]) then error = 1;	
while (!new_va		
$v3 = read_valu$	e();) then error = 1;	
II (VZ := C[S]	j then error = 1;	
if (error == 1) then return(0); else return (1);	
}		
Autumn 2000	CSE370 - IX - Sequential Logic Case Studies	20

