## Sequential logic examples

If Basic design approach：a 4－step design process
H Hardware description languages and finite state machines
H Implementation examples and case studies
§ finite－string pattern recognizer
囚 complex counter
囚 traffic light controller
囚 door combination lock

## General FSM design procedure

H（1）Determine inputs and outputs
$\mathscr{H}$（2）Determine possible states of machine
囚－state minimization
H（3）Encode states and outputs into a binary code
－state assignment or state encoding
囚－output encoding
－possibly input encoding（if under our control）
H（4）Realize logic to implement functions for states and outputs
囚－combinational logic implementation and optimization
－choices made in steps 2 and 3 can have large effect on resulting logic

## Finite string pattern recognizer（step 1）

H Finite string pattern recognizer
囚 one input（ X ）and one output（ $Z$ ）
$\triangle$ output is asserted whenever the input sequence ．．．010．．．has been observed，as long as the sequence 100 has never been seen

H Step 1：understanding the problem statement
囚 sample input／output behavior：
X： $00101010010 \ldots$
Z： 00010101000 ．．．
X： $11011010010 \ldots$
Z： $00000001000 \ldots$

## Finite string pattern recognizer（step 2）

H Step 2：draw state diagram
$\triangle$ for the strings that must be recognized，i．e．， 010 and 100
囚 a Moore implementation


## Finite string pattern recognizer（step 2，cont＇d）

H Exit conditions from state S3：have recognized ．．． 010
囚 if next input is 0 then have ．．． $0100=\ldots 100$（state S6）
囚 if next input is 1 then have $. . .0101=\ldots 01$（state S2）
H Exit conditions from S1：recognizes strings of form ．．． 0 （no 1 seen） $\triangle$ loop back to S 1 if input is 0
H Exit conditions from S4：recognizes strings of form ．．． 1 （no 0 seen） $\triangle$ loop back to S 4 if input is 1


## Finite string pattern recognizer（step 2，cont’d）

H S2 and S5 still have incomplete transitions
囚 $S 2=\ldots 01$ ；If next input is 1 ， then string could be prefix of（01）1（00） S4 handles just this case
$\triangle S 5=\ldots 10$ ；If next input is 1 ， then string could be prefix of（10）1（0） S 2 handles just this case
H Reuse states as much as possible
© look for same meaning
囚 state minimization leads to smaller number of bits to represent states

H Once all states have a complete set of transitions we have a final state diagram


## Finite string pattern recognizer（step 3）

If Verilog description including state assignment（or state encoding）

```
module string (clk, X, rst, Q0, Q1, Q2, Z);
input clk, X, rst;
output Q0, Q1, Q2, Z;
reg state[0:2]
'define So [0,0,0] //reset state
'define S1 [0,0,1] //strings ending in ...0
'define S2 [0,1,0] //strings ending in ...01
`define S3 [0,1,1] //strings ending in ...010
'define S4 [1,0,0] //strings ending in ...1
'define S5 [1,0,1] //strings ending in ...10
'define S6 [1,1,0] //strings ending in ...100
assign Q0 = state[0];
assign Q1 = state[1];
assign Q2 = state[2];
assign Z = (state == 'S3);
```


## Finite string pattern recognizer

H Review of process
® understanding problem
区write down sample inputs and outputs to understand specification囚 derive a state diagram

凹write down sequences of states and transitions for sequences to be recognized
＠minimize number of states
区add missing transitions；reuse states as much as possible
囚 state assignment or encoding
凹encode states with unique patterns
囚 simulate realization
凹verify I／O behavior of your state diagram to ensure it matches specification

## Complex counter

If A synchronous 3－bit counter has a mode control M
© when $M=0$ ，the counter counts up in the binary sequence
囚 when $M=1$ ，the counter advances through the Gray code sequence
binary： $000,001,010,011,100,101,110,111$
Gray： $000,001,011,010,110,111,101,100$

H Valid I／O behavior（partial）

| Mode Input M | Current State | Next State |
| :---: | :---: | :---: |
| 0 | 000 | 001 |
| 0 | 001 | 010 |
| 1 | 010 | 110 |
| 1 | 110 | 111 |
| 1 | 111 | 101 |
| 0 | 101 | 110 |
| 0 | 110 | 111 |

## Complex counter（state diagram）

H Deriving state diagram
囚 one state for each output combination囚 add appropriate arcs for the mode control


## Complex counter（state encoding）

H Verilog description including state encoding

```
module string (clk, M, rst, Z0, Z1, Z2);
input clk, X, rst;
output Z0, Z1, Z2;
reg state[0:2];
'define S0 = [0,0,0];
'define S1 = [0,0,1];
'define S2 = [0,1,0];
'define S3 = [0,1,1];
'define S4 = [1,0,0];
'define S5 = [1,0,1];
'define S6 = [1,1,0];
'define S7 = [1,1,1];
assign Z0 = state[0];
assign Z1 = state[1];
assign Z2 = state[2];
always @(posedge clk) begin
    if rst state = 'S0;
    else
        case (state)
        case (state)
            'S0: state = 'S1;
            'S1: if (M) state = 'S3 else state = 'S2;
            S2: if (M) state = 'S6 else state = 'S3;
            `S3: if (M) state = 'S2 else state = 'S4;
            S4: if (M) state = 'SO else state = 'S5;
            `S5: if (M) state = 'S4 else state = 'S6;
            S5: if (M) state = 'S7 else state = 'S7;
            S5: if (M) state = 'S5 else state = 'S0;
    endcase
end
endmodule

\section*{Traffic light controller as two communicating FSMs}

H Without separate timer
囚 S0 would require 7 states
囚 S1 would require 3 states
囚 S2 would require 7 states
囚 S3 would require 3 states
S 1 and S3 have simple transformation ® S0 and S2 would require many more arcs

区C could change in any of seven states


भf By factoring out timer
囚 greatly reduce number of states区4 instead of 20
囚 counter only requires seven or eight states区12 total instead of 20


\section*{Traffic light controller FSM}

\section*{If Specification of inputs, outputs, and state elements}


\section*{Traffic light controller FSM (cont'd)}
```

initial begin state = `highwaygreen; ST = 0; end always @(posedge Clk) < case statement     begin triggerred by         f (reset triggerred by             begin state = `highwaygreen; ST = 1; end
else
begin
ST = 0;
case (state)
`highwaygreen:                             if (TL & C) begin state = `highwayyellow; ST = 1; end
`highwayyellow:                     if (TS) begin state = `farmroadgreen; ST = 1; end
`farmroadgreen:                     if (TL | !C) begin state = `farmroadyellow; ST = 1; end
`farmroadyellow:                     if (TS) begin state = `highwaygreen; ST = 1; end
endcase
end
end
endmodule

```

\section*{Timer for traffic light controller}

If Another FSM
```

module Timer(TS, TL, ST, Clk)
output TS;
output TL;
input ST
input Clk;
integer value;
assign TS = (value >= 4); // 5 cycles after reset
assign TL = (value >= 14); // 15 cycles after reset
always @(posedge ST) value = 0; // async reset
always @(posedge Clk) value = value + 1;
endmodule

```

\section*{Complete traffic light controller}

H Tying it all together (FSM + timer)
® structural Verilog not supported by DesignWorks (which uses schematic)
```

module main(HR, HY, HG, FR, FY, FG, reset, C, Clk);
output HR, HY, HG, FR, FY, FG;
input reset, C, Clk;
Timer part1(TS, TL, ST, Clk);
FSM part2(HR, HY, HG, FR, FY, FG, ST, TS, TL, C, reset, Clk);
endmodule

```


\section*{Communicating finite state machines}
\& One machine's output is another machine's input

machines advance in lock step initial inputs/outputs: \(\mathrm{X}=0, \mathrm{Y}=0\)

\section*{Data-path and control}

H Digital hardware systems = data-path + control
® datapath: registers, counters, combinational functional units (e.g., ALU), communication (e.g., busses)
© control: FSM generating sequences of control signals that instructs datapath what to do next


\section*{Digital combinational lock}

It Door combination lock：
囚 punch in 3 values in sequence and the door opens；if there is an error the lock must be reset；once the door opens the lock must be reset

囚 inputs：sequence of input values，reset
囚 outputs：door open／close
囚 memory：must remember combination or always have it available

囚 open questions：how do you set the internal combination？
凹stored in registers（how loaded？）
区hardwired via switches set by user

\section*{Implementation in software}
```

integer combination_lock ( ) {
integer v1, v2, v3;
integer error = 0;
static integer c[3] = 3, 4, 2;
while (!new_value( ));
v1 = read_value( );
if (v1 != c[1]) then error = 1;
while (!new_value( ));
v2 = read_value( );
if (v2 != c[2]) then error = 1;
while (!new_value( ));
v3 = read_value( );
if (v2 != c[3]) then error = 1;
if (error == 1) then return(0); else return (1);
}

## Determining details of the specification

H How many bits per input value?
$\mathscr{H}$ How many values in sequence?
It How do we know a new input value is entered?
$\mathscr{H}$ What are the states and state transitions of the system?


## Digital combination lock state diagram

It States: 5 states
represent point in execution of machine
囚 each state has outputs
H Transitions: 6 from state to state, 5 self transitions, 1 global
® changes of state occur when clock says its ok囚 based on value of inputs
H Inputs: reset, new, results of comparisons
\& Output: open/closed


## Data－path and control structure

If Data－path
$\triangle$ storage registers for combination values
® multiplexer
囚 comparator
If Control
® finite－state machine controller
囚 control for datatpath（which value to compare）


## State table for combination lock

\＆Finite－state machine
® refine state diagram to take internal structure into account囚 state table ready for encoding

| reset | new | equal | state | next <br> state | mux | open／closed |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | - | - | - | S1 | C1 | closed |
| 0 | 0 | - | S1 | S1 | C1 | closed |
| 0 | 1 | 0 | S1 | ERR | - | closed |
| 0 | 1 | 1 | S1 | S2 | C2 | closed |
| $\ldots$ |  |  |  |  |  |  |
| 0 | 1 | 1 | S3 | OPEN | - | open |

## Encodings for combination lock

If Encode state table
囚 state can be：S1，S2，S3，OPEN，or ERR
区needs at least 3 bits to encode：000，001，010，011， 100
区and as many as 5：00001，00010，00100，01000， 10000
凹choose 4 bits：0001，0010，0100，1000， 0000
囚 output mux can be：C1，C2，or C3
区needs 2 to 3 bits to encode
区choose 3 bits：001，010， 100
® output open／closed can be：open or closed区needs 1 or 2 bits to encode区choose 1 bit：1， 0


| reset | new | equal | state | next state | mux | open／closed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | － | － | － | 0001 | 001 | mux is identical to last 3 bits of state open／closed is identical to first bit of state therefore，we do not even need to implement FFs to hold state，just use outputs |  |
| 0 | 0 | － | 0001 | 0001 | 001 |  |  |
| 0 | 1 | 0 | 0001 | 0000 | － |  |  |
| 0 | 1 | 1 | 0001 | 0010 | 010 |  |  |
| $\cdots$ | 1 | 1 | 0100 | 1000 | － |  |  |
| Äütumn | 000 | CSE370－IX－Sequential Logic Case Studies 25 |  |  |  |  |  |

## Data－path implementation for combination lock

\％Multiplexer
囚 easy to implement as combinational logic when few inputs囚 logic can easily get too big for most PLDs


## Data－path implementation（cont＇d）

## H Tri－state logic

囚 utilize a third output state：＂no connection＂or＂float＂
© connect outputs together as long as only one is＂enabled＂
囚 open－collector gates can only output 0，not 1
凹can be used to implement logical AND with only wires


Autumn 2000

## Tri－state gates

If The third value
囚 logic values：＂0＂，＂1＂
囚 don＇t care：＂X＂（must be 0 or 1 in real circuit！）
囚 third value or state：＂$Z$＂－high impedance，infinite $R$ ，no connection
H Tri－state gates
囚 additional input－output enable（OE）
囚 output values are 0,1 ，and $Z$
® when OE is high，the gate functions normally

when OE is low，the gate is disconnected from wire at output
囚 allows more than one gate to be connected to the same output wire凹as long as only one has its output enabled at any one time（otherwise， sparks could fly）

$$
\begin{array}{rlc|l} 
& \text { In } & \text { OE } & \text { Out } \\
\cline { 2 - 4 } \text { non-inverting } & X & 0 & Z \\
\text { tri-state } & 0 & 1 & 0 \\
\text { buffer } & 1 & 1 & 1
\end{array}
$$



## Tri－state and multiplexing

\＆When using tri－state logic
囚（1）make sure never more than one＂driver＂for a wire at any one time （pulling high and low at the same time can severely damage circuits）
$\triangle$（2）make sure to only use value on wire when its being driven（using a floating value may cause failures）
$\mathscr{H}$ Using tri－state gates to implement an economical multiplexer

when Select is high Input1 is connected to F
when Select is low Input0 is connected to F this is essentially a 2：1 mux

CSE370－IX－Sequential Logic Case Studies

## Open－collector gates and wired－AND

$\mathscr{H}$ Open collector：another way to connect gate outputs to the same wire
® gate only has the ability to pull its output low
囚 it cannot actively drive the wire high（default－pulled high through resistor）
H Wired－AND can be implemented with open collector logic
囚 if $A$ and $B$ are＂ 1 ＂，output is actively pulled low
® if $C$ and $D$ are＂1＂，output is actively pulled low
if one gate output is low and the other high，then low wins
® if both gate outputs are＂1＂，the wire value＂floats＂，pulled high by resistor
区low to high transition usually slower than it would have been with a gate pulling high
囚 hence，the two NAND functions are ANDed together

with ouputs wired together using＂wired－AND＂ to form（AB）＇（CD）＇

## Digital combination lock（new data－path）

If Decrease number of inputs
\％Remove 3 code digits as inputs
囚 use code registers
囚 make them loadable from value
囚 need 3 load signal inputs（net gain in input（4＊3）－3＝9）
冈could be done with 2 signals and decoder
（ld1，Id2，Id3，load none）


## Section summary

\＆FSM design
囚 understanding the problem
囚 generating state diagram
囚 communicating state machines
H Four case studies
囚 understand I／O behavior
囚 draw diagrams
® enumerate states for the＂goal＂
囚 expand with error conditions
囚 reuse states whenever possible

