






thod of s	successive	parti	tions		
Input Seque	nce Present Sta		xt State X=1	X=0	utput X=1
Reset 0 1 00 01 10 11	S0 S1 S2 S3 S4 S5 S6	S1 S3 S5 S0 S0 S0 S0 S0	S2 S4 S6 S0 S0 S0 S0 S0	0 0 0 1 0 1	0 0 0 0 0 0
(S0 S (S0 S	51 S2 S3 S4 S5 S6) 51 S2 S3 S5)(S4 S 53 S5)(S1 S2)((S3 S5)(S1 S2)((S4 S6)	S3 S4	is equival is equival is equival	ent to S5
(30)		Sequential Log			





























Output-ba	ased encodi	ing					
-		-					
				and the second			
第 Reuse outp	uts as state bits - ι	use outputs to help	distinguish states				
-		for state bits when	-	as well			
•			•	us wen			
	icely with synchiol	nous Mealy impleme					
Inputs	Present State	Next State	Outputs				
C TL TS			ST H	F			
0	HG	HG	0 00	10			
- 0 -	HG	HG	0 00	10			
1 1 -	HG	HY	1 00	10			
0	HY	HY	0 01	10			
1	HY	FG	1 01	10			
1 0 -	FG	FG	0 10	00			
0 – –	FG	FY	1 10	00			
- 1 -	FG	FY	1 10	00			
0	FY	FY	0 10	01			
1	FY	HG	1 10	01			
IG = ST' H1' H0' F1 I	F0' + ST H1 H0' F1' F0	Output patterns	s are unique to states, v	we do not			
HY = ST H1' H0' F1 F	0' + ST' H1' H0 F1 F0'	need ANY state	need ANY state bits – implement 5 functions				
G = ST H1' H0 F1 F0)' + ST' H1 H0' F1' F0'	(one for each o	utput) instead of 7 (ou	tputs plus			
IY = ST H1 H0' F1' F	0' + ST' H1 H0' F1' F0	2 state bits)	. , (**				
Autumn 2000	CSE370 X	- Sequential Logic Optimiza	tion	16			

