## Combinational Logic Technologies

H Standard gates
囚 gate packages
囚 cell libraries
H Regular logic
囚 multiplexers
囚 decoders
H Two－level programmable logic
$\triangle$ PALS
＠PLAs
囚 ROMs

## Random Iogic

$\mathscr{H}$ Transistors quickly integrated into logic gates（1960s）
H Catalog of common gates（1970s）
囚 Texas Instruments Logic Data Book－the yellow bible
囚 all common packages listed and characterized（delays，power）
囚 typical packages：
区in 14－pin IC：6－inverters， 4 NAND gates， 4 XOR gates
$\mathscr{H}$ Today，very few parts are still in use
$\mathscr{H}$ However，parts libraries exist for chip design
® designers reuse already characterized logic gates on chips
囚 same reasons as before
$\triangle$ difference is that the parts don＇t exist in physical inventory－created as needed

## Random Iogic

$\mathscr{H}$ Too hard to figure out exactly what gates to use
囚 map from logic to NAND／NOR networks
$\triangle$ determine minimum number of packages
区slight changes to logic function could decrease cost
\＆Changes to difficult to realize
囚 need to rewire parts
囚 may need new parts
$\triangle$ design with spares（few extra inverters and gates on every board）

## Regular logic

If Need to make design faster
H Need to make engineering changes easier to make
H Simpler for designers to understand and map to functionality
囚 harder to think in terms of specific gates
囚 better to think in terms of a large multi－purpose block

## Making connections

H Direct point－to－point connections between gates囚 wires we＇ve seen so far
$\mathscr{H}$ Route one of many inputs to a single output－－－multiplexer
H Route a single input to one of many outputs－－－demultiplexer

multiplexer

demultiplexer

$4 \times 4$ switch

## Mux and demux

H Switch implementation of multiplexers and demultiplexers
囚 can be composed to make arbitrary size switching networks
囚 used to implement multiple－source／multiple－destination interconnections


## Mux and demux (cont'd)

$\mathscr{H}$ Uses of multiplexers/demultiplexers in multi-point connections


## Multiplexers/selectors

H Multiplexers/selectors: general concept
$\triangle 2^{n}$ data inputs, $n$ control inputs (called "selects"), 1 output囚 used to connect $2^{n}$ points to a single point
囚 control signal pattern forms binary index of input connected to output

$$
Z=A^{\prime} I_{0}+A I_{1}
$$


for a 2:1 Mux truth table

## Multiplexers/selectors (cont'd)

\& 2:1 mux: $\quad Z=A^{\prime} I 0+A I 1$
\& 4:1 mux: $\quad Z=A^{\prime} B^{\prime} I 0+A^{\prime} B I 1+A B^{\prime} I 2+A B I 3$
H $8: 1$ mux: $\quad Z=A^{\prime} B^{\prime} C^{\prime} I 0+A^{\prime} B^{\prime} C I 1+A^{\prime} B C^{\prime} I 2+A^{\prime} B C I 3+$ A B' C' $14+A B^{\prime} C I 5+A B C^{\prime} I 6+A B C I 7$
H In general: $\quad Z \underset{\bar{k}=0}{2} \sum_{=0}^{-}\left(m_{k} I_{k}\right)$
囚 in minterm shorthand form for a $2^{n}: 1$ Mux


## Gate level implementation of muxes

\& 2:1 mux


H $4: 1 \mathrm{mux}$


## Cascading multiplexers

H Large multiplexers can be implemented by cascading smaller ones

control signals B and C simultaneously choose one of $\mathrm{IO}, \mathrm{I} 1, \mathrm{I} 2, \mathrm{I} 3$ and one of $\mathrm{I} 4, \mathrm{I} 5, \mathrm{I} 6, \mathrm{I} 7$
control signal A chooses which of the upper or lower mux's output to gate to $Z$


Winter 2001

## Multiplexers as general-purpose logic

It $A 2^{n}: 1$ multiplexer can implement any function of $n$ variables
囚 with the variables used as control inputs and囚 the data inputs tied to 0 or 1
© in essence, a lookup table
$\mathscr{H}$ Example:
$\triangle F(A, B, C)=m 0+m 2+m 6+m 7$

$$
=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B^{\prime}+A B C^{\prime}+A B C
$$

$$
=A^{\prime} B^{\prime}\left(C^{\prime}\right)+A^{\prime} B\left(C^{\prime}\right)+A B^{\prime}(0)+A B(1)
$$



## Multiplexers as general-purpose logic (cont'd)

H $A 2^{n-1}: 1$ multiplexer can implement any function of $n$ variables
$\triangle$ with $n-1$ variables used as control inputs and
囚 the data inputs tied to the last variable or its complement
H Example:

$$
\begin{aligned}
\otimes F(A, B, C) & =m 0+m 2+m 6+m 7 \\
& =A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B C^{\prime}+A B C^{\prime}+A B C \\
& =A^{\prime} B^{\prime}\left(C^{\prime}\right)+A^{\prime} B\left(C^{\prime}\right)+A B^{\prime}(0)+A B(1)
\end{aligned}
$$





Winter 2001

Multiplexers as general-purpose logic (cont'd)


## Activity

$\mathscr{H}$ Map the following equation to an $4: 1$ multiplexer using a minimum of external gates:


## Demultiplexers/decoders

$\mathscr{H}$ Decoders/demultiplexers: general concept
® single data input, n control inputs, $2^{\mathrm{n}}$ outputs
® control inputs (called "selects" (S)) represent binary index of output to which the input is connected
® data input usually called "enable" (G)

$$
\begin{gathered}
\frac{1: 2 \mathrm{Decoder}:}{\mathrm{O}=\mathrm{G} \cdot \mathrm{~S}^{\prime}} \\
\mathrm{O} 1=\mathrm{G} \cdot \mathrm{~S} \\
2: 4 \text { Decoder: } \\
\hline \mathrm{OO}=\mathrm{G} \cdot \mathrm{~S} 1^{\prime} \cdot \mathrm{SO}^{\prime} \\
\mathrm{O} 1=\mathrm{G} \cdot \mathrm{~S} 1^{\prime} \cdot \mathrm{SO} \\
\mathrm{O} 2=\mathrm{G} \cdot \mathrm{~S} 1 \cdot \mathrm{~S} 0^{\prime} \\
\mathrm{O}=\mathrm{G} \cdot \mathrm{~S} 1 \cdot \mathrm{~S} 0
\end{gathered}
$$

3:8 Decoder:
$\mathrm{O} 0=\mathrm{G} \cdot \mathrm{S}^{\prime} \cdot \mathrm{S}^{\prime} \cdot \mathrm{SO}^{\prime}$
$\mathrm{O} 1=\mathrm{G} \cdot \mathrm{S}^{\prime} \cdot \mathrm{S} 1^{\prime} \cdot \mathrm{S} 0$
$\mathrm{O} 2=\mathrm{G} \cdot \mathrm{S} 2^{\prime} \cdot \mathrm{S} 1 \cdot \mathrm{~S} 0^{\prime}$
$\mathrm{O} 3=\mathrm{G} \cdot \mathrm{S} 2^{\prime} \cdot \mathrm{S} 1 \cdot \mathrm{SO}$
$04=\mathrm{G} \cdot \mathrm{S} 2 \cdot \mathrm{~S} 1^{\prime} \cdot \mathrm{SO}^{\prime}$
$\mathrm{O}=\mathrm{G} \cdot \mathrm{S} 2 \cdot \mathrm{~S} 1^{\prime} \cdot \mathrm{S} 0$
06 = G • S2 • S1 •S0'
$\mathrm{O} 7=\mathrm{G} \cdot \mathrm{S} 2 \cdot \mathrm{~S} 1 \cdot \mathrm{~S} 0$

## Gate level implementation of demultiplexers

\& $1: 2$ decoders

active-low enable
-


H 2:4 decoders

Winter 2001

## Demultiplexers as general-purpose logic

H A $\mathrm{n}: 2^{\mathrm{n}}$ decoder can implement any function of n variables
囚 with the variables used as control inputs
囚 the enable inputs tied to 1 and
the appropriate minterms summed to form the function

demultiplexer generates appropriate
minterm based on control signals (it "decodes" control signals)

## Demultiplexers as general-purpose logic (cont'd)

If $\mathrm{F} 1=\mathrm{A}^{\prime} \mathrm{BC} C^{\prime} \mathrm{D}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{CD}+\mathrm{ABCD}$
If $\mathrm{F} 2=\mathrm{ABC} C^{\prime} \mathrm{D}^{\prime}+\mathrm{ABC}$
H $\underline{F 3=\left(A^{\prime}+B^{\prime}+C^{\prime}+D^{\prime}\right)}$


## Cascading decoders

H 5:32 decoder


## Programmable Iogic arrays

H Pre-fabricated building block of many AND/OR gates
囚 actually NOR or NAND
囚 "personalized" by making or breaking connections among the gates ® programmable array block diagram for sum of products form


## Enabling concept

H Shared product terms among outputs
$F 0=A+B^{\prime} C^{\prime}$
example:
$F 1=A C^{\prime}+A B$
$F 2=B^{\prime} C^{\prime}+A B$
$\mathrm{F} 3=\mathrm{B}^{\prime} \mathrm{C}+\mathrm{A}$

|  |  |  |  |  |  |  |  | personality matrix |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Before programming

H All possible connections are available before "programming" © in reality, all AND and OR gates are NANDs


## After programming

H Unwanted connections are "blown"
囚 fuse (normally connected, break unwanted ones)
囚 anti-fuse (normally disconnected, make wanted connections)


## Alternate representation for high fan－in structures

$\mathscr{H}$ Short－hand notation so we don＇t have to draw all the wires
囚 $\times$ signifies a connection is present and perpendicular signal is an input to gate

notation for implementing

$$
F 0=A B+A^{\prime} B^{\prime}
$$

$$
F 1=C D^{\prime}+C^{\prime} D
$$



## Programmable logic array example

H Multiple functions of $A, B, C$
$\triangle F 1=A B C$
$\triangle F 2=A+B+C$
囚 F3 $=A^{\prime} B^{\prime} C^{\prime}$
囚 $\mathrm{F} 4=\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+\mathrm{C}^{\prime}$
囚 $F 5=A$ xor $B$ xor $C$
囚 $F 6=A$ xnor $B$ xnor $C$

A B C F1F2F3F4 F5 F6

|  | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0


| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 1


| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\begin{array}{lllllllll}0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$

| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 |  |  |  |  |  |  |


| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## PALs and PLAs

H Programmable logic array（PLA）
囚 what we＇ve seen so far
囚 unconstrained fully－general AND and OR arrays
H Programmable array logic（PAL）
囚 constrained topology of the OR array ® innovation by Monolithic Memories囚 faster and smaller OR plane
a given column of the OR array
has access to only a subset of the possible product terms


## PALs and PLAs：design example

If BCD to Gray code converter

| A | B | C | D | W | X | Y | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | - | - | - | - | - |
| 1 | 1 | - | - | - | - | - | - |

minimized functions：
$W=A+B D+B C$
$X=B C^{\prime}$
$Y=B+C$
$Z=A^{\prime} B^{\prime} C^{\prime} D+B C D+A D^{\prime}+B^{\prime} C D^{\prime}$

## PALs and PLAs: design example (cont'd)

H Code converter: programmed PLA

minimized functions:
$W=A+B D+B C$
$X=B C^{\prime}$
$\mathrm{Y}=\mathrm{B}+\mathrm{C}$
$Z=A^{\prime} B^{\prime} C^{\prime} D+B C D+A D^{\prime}+B^{\prime} C D^{\prime}$
not a particularly good candidate for PAL/PLA
implementation since no terms are shared among outputs
however, much more compact and regular implementation when compared with discrete AND and OR gates

## PALs and PLAs: design example (cont'd)

\& Code converter: programmed PAL

4 product terms per each OR gate


## PALs and PLAs: design example (cont'd)

H Code converter: NAND gate implementation囚 loss or regularity, harder to understand囚 harder to make changes


Winter 2001

## PALs and PLAs: another design example

\& Magnitude comparator

| A | B | C | D | EQ | NE | LT | GT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

minimized functions:
$E Q=A^{\prime} B^{\prime} C^{\prime} D^{\prime}+A^{\prime} B C^{\prime} D+A B C D+A B^{\prime} C D^{\prime}$
$L T=A^{\prime} C+A^{\prime} B^{\prime} D+B^{\prime} C D$

$$
G T=A C^{\prime}+A B C+B C^{\prime} D^{\prime}
$$

Winter 2001

$$
N E=A C^{\prime}+A^{\prime} C+B^{\prime} D+B D^{\prime}
$$



32

## Activity

$\mathscr{H}$ Map the following functions to the PLA below:
$\Delta W=A B+A^{\prime} C^{\prime}+B C^{\prime}$
$\triangle X=A B C+A B^{\prime}+A^{\prime} B$
$\triangle Y=A B C^{\prime}+B C+B^{\prime} C^{\prime}$


## Activity (cont'd)



## Read－only memories

$\mathscr{H}$ Two dimensional array of 1 s and 0 s
word lines（only one ه entry（row）is called a＂word＂ is active－decoder is囚 width of row＝word－size囚 index is called an＂address＂囚 address is input囚 selected word is output

## s＂

## ROM structure

H Similar to a PLA structure but with a fully decoded AND array
® completely flexible OR array (unlike PAL)


## ROM vs. PLA

H ROM approach advantageous when
® design time is short (no need to minimize output functions)
$\triangle$ most input combinations are needed (e.g., code converters)
囚 little sharing of product terms among output functions
\% ROM problems
® size doubles for each additional input
® can't exploit don't cares
$\mathscr{H}$ PLA approach advantageous when
® design tools are available for multi-output minimization
囚 there are relatively few unique minterm combinations
© many minterms are shared among the output functions
H PAL problems
$\triangle$ constrained fan-ins on OR plane

## Regular logic structures for two－level logic

H ROM－full AND plane，general OR plane
囚 cheap（high－volume component）
$\Delta$ can implement any function of $n$ inputs
$\triangle$ medium speed
H PAL－programmable AND plane，fixed OR plane
囚 intermediate cost
囚 can implement functions limited by number of terms
囚 high speed（only one programmable plane that is much smaller than ROM＇s decoder）
\＆PLA－programmable AND and OR planes
© most expensive（most complex in design，need more sophisticated tools）
囚 can implement any function up to a product term limit
囚 slow（two programmable planes）

## Regular logic structures for multi－level logic

H Difficult to devise a regular structure for arbitrary connections between a large set of different types of gates
囚 efficiency／speed concerns for such a structure
囚 in 467 you＇ll learn about field programmable gate arrays（FPGAs）that are just such programmable multi－level structures
®programmable multiplexers for wiring
区lookup tables for logic functions（programming fills in the table）
凹multi－purpose cells（utilization is the big issue）
$\mathscr{H}$ Use multiple levels of PALs／PLAs／ROMs
囚 output intermediate result
囚 make it an input to be used in further logic

## Combinational logic technology summary

\％Random logic
囚 Single gates or in groups
© conversion to NAND－NAND and NOR－NOR networks
囚 transition from simple gates to more complex gate building blocks
囚 reduced gate count，fan－ins，potentially faster
® more levels，harder to design
H Time response in combinational networks
囚 gate delays and timing waveforms
囚 hazards／glitches（what they are and why they happen）
H Regular logic
囚 multiplexers／decoders
囚 ROMs
囚 PLAs／PALs
＠advantages／disadvantages of each

