## Sequential logic examples

- Basic design approach: a 4-step design process
- Hardware description languages and finite state machines
- Implementation examples and case studies

I finite-string pattern recognizer
I complex counter
I traffic light controller
I door combination lock

## General FSM design procedure

I (1) Determine inputs and outputs
I (2) Determine possible states of machine
I - state minimization

- (3) Encode states and outputs into a binary code

I - state assignment or state encoding
I - output encoding
I - possibly input encoding (if under our control)

- (4) Realize logic to implement functions for states and outputs

I - combinational logic implementation and optimization
I - choices made in steps 2 and 3 can have large effect on resulting logic

## Finite string pattern recognizer (step 1)

- Finite string pattern recognizer

I one input ( X ) and one output ( $Z$ )
I output is asserted whenever the input sequence ...010... has been observed, as long as the sequence 100 has never been seen

- Step 1: understanding the problem statement

I sample input/output behavior:
X: $00101010010 \ldots$
Z: $00010101000 \ldots$
X: $11011010010 \ldots$
Z: $00000001000 \ldots$

## Finite string pattern recognizer (step 2)

- Step 2: draw state diagram

I for the strings that must be recognized, i.e., 010 and 100
I a Moore implementation


## Finite string pattern recognizer (step 2, cont'd)

- Exit conditions from state S3: have recognized ... 010

I if next input is 0 then have $\ldots 0100=\ldots 100$ (state S6)
I if next input is 1 then have ... $0101=\ldots 01$ (state S2)

- Exit conditions from S1: recognizes strings of form ... 0 (no 1 seen)
I loop back to S 1 if input is 0
- Exit conditions from S4: recognizes strings of form ... 1 (no 0 seen)
I loop back to S 4 if input is 1


Finite string pattern recognizer (step 2, cont'd)

- S2 and S5 still have incomplete transitions

I S2 = ...01; If next input is 1 , then string could be prefix of (01)1(00) S4 handles just this case
I $S 5=\ldots 10$; If next input is 1 , then string could be prefix of (10)1(0) S 2 handles just this case

- Reuse states as much as possible

I look for same meaning
I state minimization leads to smaller number of bits to represent states
I Once all states have a complete set of transitions we have a final state diagram


## Finite string pattern recognizer (step 3)

- Verilog description including state assignment (or state encoding)

```
module string (clk, X, rst, Q0, Q1, Q2, Z);
input clk, X, rst;
output Q0, Q1, Q2, Z;
reg state[0:2];
'define S0 [0,0,0] //reset state
`define S1 [0,0,1] //strings ending in ...0
`define S2 [0,1,0] //strings ending in ...01
`define S3 [0,1,1] //strings ending in ...010
`define S4 [1,0,0] //strings ending in ...1
`define S5 [1,0,1] //strings ending in ...10
`define S6 [1,1,0] //strings ending in ...100
assign Q0 = state[0];
assign Q1 = state[1]
assign Q2 = state[2];
assign Z = (state == `s3)
```


## Finite string pattern recognizer

I Review of process
I understanding problem
I write down sample inputs and outputs to understand specification
I derive a state diagram
। write down sequences of states and transitions for sequences to be recognized
I minimize number of states
I add missing transitions; reuse states as much as possible
I state assignment or encoding
I encode states with unique patterns
I simulate realization
I verify I/O behavior of your state diagram to ensure it matches specification

## Complex counter

- A synchronous 3-bit counter has a mode control $M$

I when $M=0$, the counter counts up in the binary sequence
I when $M=1$, the counter advances through the Gray code sequence
binary: $000,001,010,011,100,101,110,111$
Gray: $\quad 000,001,011,010,110,111,101,100$

- Valid I/O behavior (partial)

| Mode Input M | Current State | Next State |
| :---: | :---: | :---: |
| 0 | 000 | 001 |
| 0 | 001 | 010 |
| 1 | 010 | 110 |
| 1 | 110 | 111 |
| 1 | 111 | 101 |
| 0 | 101 | 110 |
| 0 | 110 | 111 |

## Complex counter (state diagram)

- Deriving state diagram

I one state for each output combination
I add appropriate arcs for the mode control


## Complex counter (state encoding)

- Verilog description including state encoding

```
module string (clk, M, rst, z0, Z1, Z2);
input clk, X, rst;
output z0, Z1, Z2;
reg state[0:2];
`define S0 = [0,0,0];
`define S1 = [0,0,1];
`define S2 = [0,1,0];
`define S3 = [0,1,1];
`define S4 = [1,0,0];
`define S5 = [1,0,1];
`define S6 = [1,1,0];
`define S7 = [1,1,1];
assign Z0 = state[0];
assign Z1 = state[1];
assign Z2 = state[2];

\section*{Traffic light controller as two communicating FSMs}

I Without separate timer
I S0 would require 7 states
I S1 would require 3 states
I S2 would require 7 states
I S3 would require 3 states
I S1 and S3 have simple transformation
I S0 and S2 would require many more arcs
I C could change in any of seven states

- By factoring out timer

I greatly reduce number of states | 4 instead of 20


\section*{Traffic light controller FSM}

\section*{- Specification of inputs, outputs, and state elements}
```

module FSM(HR, HY, HG, FR, FY, FG, ST, TS, TL, C, reset, Clk);
output HR;
output HY;
output HG;
\G; `define highwaygree
output FY;
output FG;
ST;
input TS;
input TL;
input C;
input reset;
input Clk;
reg [6:1] state; assign FY = state[2];
reg [6:1] state; ST; assign FG = state[1];
specify state bits and codes
for each state as well as
connections to outputs

## Traffic light controller FSM (cont'd)

```
initial begin state = `highwaygreen; ST = 0; end
always @(posedge Clk) case statement
    begin triggerred by
            begin state = `highwaygreen; ST = 1; end clock edge
            else
                begin
                    ST = 0;
                    case (state)
                    `highwaygreen:
                                    if (TL & C) begin state = `highwayyellow; ST = 1; end
                    highwayyellow:
                    if (TS) begin state = `farmroadgreen; ST = 1; end
                    farmroadgreen:
                            if (TL | !C) begin state = `farmroadyellow; ST = 1; end
                    farmroadyellow:
                                    if (TS) begin state = `highwaygreen; ST = 1; end
                    endcase
                end
    end
endmodule
```


## Timer for traffic light controller

- Another FSM

```
module Timer(TS, TL, ST, Clk);
    output TS;
    output TL;
    input ST;
    input Clk;
    integer value;
    assign TS = (value >= 4); // 5 cycles after reset
    assign TL = (value >= 14); // 15 cycles after reset
    always @(posedge ST) value = 0; // async reset
    always @(posedge Clk) value = value + 1;
endmodule
```


## Complete traffic light controller

- Tying it all together (FSM + timer)

I structural Verilog not supported by DesignWorks (which uses schematic)

```
module main(HR, HY, HG, FR, FY, FG, reset, C, Clk);
    output HR, HY, HG, FR, FY, FG;
    input reset, C, Clk;
        Timer part1(TS, TL, ST, Clk);
        FSM part2(HR, HY, HG, FR, FY, FG, ST, TS, TL, C, reset, Clk);
endmodule
```



## Communicating finite state machines

I One machine's output is another machine's input



machines advance in lock step initial inputs/outputs: $X=0, Y=0$

## Data-path and control

- Digital hardware systems = data-path + control

I datapath: registers, counters, combinational functional units (e.g., ALU), communication (e.g., busses)
I control: FSM generating sequences of control signals that instructs datapath what to do next


## Digital combinational lock

- Door combination lock:

I punch in 3 values in sequence and the door opens; if there is an error the lock must be reset; once the door opens the lock must be reset

I inputs: sequence of input values, reset
I outputs: door open/close
I memory: must remember combination or always have it available
I open questions: how do you set the internal combination?
I stored in registers (how loaded?)
I hardwired via switches set by user

## Implementation in software

```
integer combination_lock ( ) {
    integer v1, v2, v3;
    integer error = 0;
    static integer c[3] = 3, 4, 2;
    while (!new_value( ));
    v1 = read_value( );
    if (v1 != c[1]) then error = 1;
    while (!new_value( ));
    v2 = read_value( );
    if (v2 != c[2]) then error = 1;
    while (!new_value( ));
    v3 = read_value( );
    if (v2 != c[3]) then error = 1;
    if (error == 1) then return(0); else return (1);
}

\section*{Determining details of the specification}

I How many bits per input value?
I How many values in sequence?
- How do we know a new input value is entered?

I What are the states and state transitions of the system?


\section*{Digital combination lock state diagram}

I States: 5 states
I represent point in execution of machine
I each state has outputs
- Transitions: 6 from state to state, 5 self transitions, 1 global

I changes of state occur when clock says its ok
I based on value of inputs
I Inputs: reset, new, results of comparisons
- Output: open/closed


\section*{Data-path and control structure}
- Data-path

I storage registers for combination values
I multiplexer
I comparator
- Control

I finite-state machine controller
I control for data-path (which value to compare)


\section*{State table for combination lock}
- Finite-state machine

I refine state diagram to take internal structure into account
I state table ready for encoding
\begin{tabular}{llll|lll} 
reset & new & equal & state & \begin{tabular}{l} 
next \\
state
\end{tabular} & mux & open/closed \\
\hline 1 & - & - & - & S1 & C1 & closed \\
0 & 0 & - & S1 & S1 & C1 & closed \\
0 & 1 & 0 & S1 & ERR & - & closed \\
0 & 1 & 1 & S1 & S2 & C2 & closed \\
\(\ldots\) & & & & & & \\
0 & 1 & 1 & S3 & OPEN & - & open \\
\(\ldots\) & & & & & &
\end{tabular}

\section*{Encodings for combination lock}

I Encode state table
I state can be: \(\mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S} 3, \mathrm{OPEN}\), or ERR
I needs at least 3 bits to encode: 000,001,010,011, 100
I and as many as 5: 00001, 00010, 00100, 01000, 10000
I choose 4 bits: 0001, 0010, 0100, 1000, 0000
I output mux can be: C1, C2, or C3
। needs 2 to 3 bits to encode
I choose 3 bits: 001, 010, 100
I output open/closed can be: open or closed
। needs 1 or 2 bits to encode
| choose 1 bit: 1,0

\begin{tabular}{llll|lll} 
reset & new & equal & state & \begin{tabular}{c} 
next \\
state
\end{tabular} & mux & open/closed \\
\hline 1 & - & - & - & 0001 & 001 & 0 \\
0 & 0 & - & 0001 & 0001 & 001 & 0
\end{tabular}\(\quad\) mux is identical to last 3 bits of state

Äütumn 2000

\section*{Data-path implementation for combination lock}

I Multiplexer
I easy to implement as combinational logic when few inputs
I logic can easily get too big for most PLDs


\section*{Data-path implementation (cont'd)}

I Tri-state logic
I utilize a third output state: "no connection" or "float"
I connect outputs together as long as only one is "enabled"
I open-collector gates can only output 0 , not 1
I can be used to implement logical AND with only wires

tri-state driver (can disconnect from output)
open-collector connection
(zero whenever one connection is zero, one otherwise - wired AND)

Autumn 2000

\section*{Tri-state gates}

I The third value
I logic values: " 0 ", "1"
I don't care: "X" (must be 0 or 1 in real circuit!)
I third value or state: "Z" - high impedance, infinite R, no connection
I Tri-state gates
I additional input - output enable (OE)
I output values are 0,1 , and \(Z\)
I when OE is high, the gate functions normally


I when OE is low, the gate is disconnected from wire at output
I allows more than one gate to be connected to the same output wire
I as long as only one has its output enabled at any one time (otherwise, sparks could fly)
\begin{tabular}{rlc|l} 
& In & \(O E\) & Out \\
\cline { 2 - 4 } non-inverting & \(X\) & 0 & \(Z\) \\
tri-state & 0 & 1 & 0 \\
buffer & 1 & 1 & 1
\end{tabular}


\section*{Tri-state and multiplexing}
- When using tri-state logic

I (1) make sure never more than one "driver" for a wire at any one time (pulling high and low at the same time can severely damage circuits)
I (2) make sure to only use value on wire when its being driven (using a floating value may cause failures)
I Using tri-state gates to implement an economical multiplexer

when Select is high Input1 is connected to F
when Select is low Input0 is connected to F
this is essentially a \(2: 1\) mux

Autumn 2000

\section*{Open-collector gates and wired-AND}
- Open collector: another way to connect gate outputs to the same wire

I gate only has the ability to pull its output low
I it cannot actively drive the wire high (default - pulled high through resistor)
- Wired-AND can be implemented with open collector logic

I if \(A\) and \(B\) are " 1 ", output is actively pulled low
I if \(C\) and \(D\) are "1", output is actively pulled low
I if one gate output is low and the other high, then low wins
I if both gate outputs are "1", the wire value "floats", pulled high by resistor
I low to high transition usually slower than it would have been with a gate pulling high
I hence, the two NAND functions are ANDed together

with ouputs wired together using "wired-AND" to form \((A B)^{\prime}(C D)^{\prime}\)

\section*{Digital combination lock (new data-path)}
- Decrease number of inputs
- Remove 3 code digits as inputs

I use code registers
I make them loadable from value
I need 3 load signal inputs (net gain in input (4*3)-3=9)
। could be done with 2 signals and decoder (ld1, Id2, Id3, load none)


\section*{Section summary}
- FSM design

I understanding the problem
I generating state diagram
I communicating state machines
I Four case studies
I understand I/O behavior
I draw diagrams
I enumerate states for the "goal"
I expand with error conditions
I reuse states whenever possible```

