# Sequential logic implementation


- Implementation
  - random logic gates and FFs
  - programmable logic devices (PAL with FFs)
- Design procedure
  - state diagrams
  - state transition table
  - state assignment
  - next state functions

Autumn 2003

CSE370 - VIII - Sequential Logic Technology

# Median filter FSM

Remove single 0s between two 1s (output = NS3)



Ι	PS1	PS2	PS3	NS1	NS2	NS3
1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1		0	0	0	0	
0	0	0	1	0 0 0	0	0
0	Ŏ	1	0		0	1
0	0 1 1	1 0 0	1	0	0	1
0	1	0	0	0	0 1 X	0
0	1	0	1	Χ	Χ	Χ
0	1	1	0 1 0 1 0 1 0 1 0 1 0 1	0 0 X 0 0 1 1 1 1 1 X 1	1	0 0 1 1 0 X 1 1 0 0 1 1 0 X
0	1 0 0 0 0	1 1 0	1	0	1	1
1	0	0	0	1	Ō	0
1	0	0 1 1 0	1	1	0	0
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1 1	0	0	1	1 X 1	0
1	1	0	1	Χ	Χ	Χ
1	1	1	0	1	1	1
1	1	1	1	1	1	1

2

Autumn 2003

CSE370 - VIII - Sequential Logic Technology

# Median filter FSM (cont'd)

 Realized using the standard procedure and individual FFs and gates


I	PS1	PS2	PS3	NS1	NS2	NS3	
0	0	0	0	0	0	0	
0	0	0	1	0	0	0	
0	0	1	0	0	0	1	
0	0	1	1	0	0	1	NS1 = Reset' (I)
0	1	0	0	0	1	0	
0	1	0	1	Χ	Χ	Χ	NS2 = Reset' ( PS1 + PS2 I )
0	1	1	0	0	1	1	NS3 = Reset' PS2
0	1	1	1	0	1	1	O = PS3
1	0	0	0	1	0	0	3 1 66
1	0	0	1	1	0	0	
1	0	1	0	1	1	1	
1	0	1	1	1	1	1	
1	1	0	0	1	1	0	
1	1	0	1	Χ	Χ	Χ	
1	1	1	0	1	1	1	
1	1	1	1	1	1	1	

Autumn 2003

CSE370 - VIII - Sequential Logic Technology

# Median filter FSM (cont'd)

But it looks like a shift register if you look at it right




Autumn 2003

CSE370 - VIII - Sequential Logic Technology

### Median filter FSM (cont'd)

An alternate implementation with S/R FFs



 The set input (S) does the median filter function by making the next state 111 whenever the input is 1 and PS2 is 1 (1 input to state x1x)


Autumn 2003

CSE370 - VIII - Sequential Logic Technology

5


## Implementation using PALs


- Programmable logic building block for sequential logic
  - macro-cell: FF + logic
    - D-FF
    - two-level logic capability like PAL (e.g., 8 product terms)




Autumn 2003

CSE370 - VIII - Sequential Logic Technology








### 22V10 PAL Macro Cell

Sequential logic element + output/input selection




Autumn 2003

CSE370 - VIII - Sequential Logic Technology

# Light Game FSM

- Tug of War game
  - □ 7 LEDs, 2 push buttons (L, R)



Autumn 2003

CSE370 - VIII - Sequential Logic Technology

11

# Light Game FSM Verilog

```
module Light_Game (LEDS, LPB, RPB, CLK, RESET);

input LPB;
input RPB;
combinational logic

wire L, R;
input RESET;
output [6:0] LEDS;

reg [6:0] position;
reg left;
combinational logic

wire L, R;
assign L = ~left && LPB;
assign R = ~right && RPB;
assign LEDS = position;
```

### sequential logic

```
always @(posedge CLK)
  begin
    left <= LPB;
    right <= RPB;
    if (RESET) position = 7'b0001000;
    else if ((position == 7'b0000001) || (position == 7'b1000000));
    else if (L) position = position << 1;
    else if (R) position = position >> 1;
end
```

#### endmodule

Autumn 2003

reg right;

CSE370 - VIII - Sequential Logic Technology

### Example: traffic light controller

- A busy highway is intersected by a little used farmroad
- Detectors C sense the presence of cars waiting on the farmroad
  - with no car on farmroad, light remain green in highway direction
  - if vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green
  - these stay green only as long as a farmroad car is detected but never longer than a set interval
  - when these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green
  - even if farmroad vehicles are waiting, highway gets at least a set interval as green
- Assume you have an interval timer that generates:
  - a short time pulse (TS) and
  - a long time pulse (TL),
  - in response to a set (ST) signal.
  - TS is to be used for timing yellow lights and TL for green lights


Autumn 2003

CSE370 - VIII - Sequential Logic Technology

13

### Example: traffic light controller (cont')

Highway/farm road intersection



Autumn 2003

CSE370 - VIII - Sequential Logic Technology

### Example: traffic light controller (cont')

Tabulation of inputs and outputs

 inputs
 description
 outputs
 description

 reset
 place FSM in initial state
 HG, HY, HR
 assert green/yellow/red highway lights

 C
 detect vehicle on the farm road
 FG, FY, FR
 assert green/yellow/red highway lights

 TS
 short time interval expired
 ST
 start timing a short or long interval

 TL
 long time interval expired

Tabulation of unique states – some light configurations imply others

state description
HG highway green (farm road red)
HY highway yellow (farm road red)
FG farm road green (highway red)
FY farm road yellow (highway red)


Autumn 2003

CSE370 - VIII - Sequential Logic Technology

15

# Example: traffic light controller (cont')

State diagram



Autumn 2003

CSE370 - VIII - Sequential Logic Technology

### Example: traffic light controller (cont')

- Generate state table with symbolic states
- Consider state assignments

output encoding – similar problem to state assignment

(Green = 00, Yellow = 01, Red = 10)

Inputs			Present State	Next State	Outputs		
C	TL	TS			ST	Н	F
0	_	_	HG	HG	0	Green	Red
_	0	-	HG	HG	0	Green	Red
1	1	-	HG	HY	1	Green	Red
_	_	0	HY	HY	0	Yellow	Red
_	-	1	HY	FG	1	Yellow	Red
1	0	-	FG	FG	0	Red	Green
0	_	-	FG	FY	1	Red	Green
_	1	-	FG	FY	1	Red	Green
_	-	0	FY	FY	0	Red	Yellow
-	-	1	FY	HG	1	Red	Yellow

Autumn 2003 CSE370 - VIII - Sequential Logic Technology

17

18

### Logic for different state assignments

```
SA1

NS1 = C*TL*PS1*PS0 + TS*PS1*PS0 + TS*PS1*PS0' + C*PS1*PS0 + TL*PS1*PS0

NS0 = C*TL*PS1'*PS0' + C*TL*PS1*PS0 + PS1'*PS0

ST = C*TL*PS1'*PS0' + TS*PS1'*PS0 + TS*PS1*PS0' + C'*PS1*PS0 + TL*PS1*PS0

H1 = PS1

H0 = PS1*PS0

F1 = PS1'

F0 = PS1*PS0'
```

SA2

```
NS0 = TS•PS1•PS0' + PS1'•PS0 + TS'•PS1•PS0

ST = C•TL•PS1' + C'•PS1'•PS0 + TS•PS1

H1 = PS0

H0 = PS1•PS0'

F0 = PS1•PS0
```

NS1 = C•TL•PS1' + TS'•PS1 + C'•PS1'•PS0

SA3

ST = C•TL•PS0 + TS•PS1 + C'•PS2 + TL•PS2 + TS•PS3 H1 = PS3 + PS2 F1 = PS1 + PS0 F0 = PS3

Autumn 2003

CSE370 - VIII - Sequential Logic Technology

# Sequential logic implementation summary

- Models for representing sequential circuits
  - finite state machines and their state diagrams
  - Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
  - deriving state diagram
  - deriving state transition table
  - assigning codes to states
  - determining next state and output functions
  - implementing combinational logic
- Implementation technologies
  - random logic + FFs
  - □ PAL with FFs (programmable logic devices PLDs)

Autumn 2003

CSE370 - VIII - Sequential Logic Technology