

Overview


- ◆ Last lecture
 - Timing diagrams
 - Multilevel logic
 - ↳ Multilevel NAND/NOR conversion
 - ↳ AOI and OAI gates
 - Hazards
- ◆ Today
 - "Switching-network" logic blocks
 - ↳ Multiplexers/selectors
 - ↳ Demultiplexers/decoders
 - Programmable logic devices (PLDs)
 - ↳ Regular structures for 2-level logic

CSE370, Lecture 11

1

Switching-network logic blocks

- ◆ Multiplexer
 - Routes one of many inputs to a single output
 - Also called a *selector*
- ◆ Demultiplexer
 - Routes a single input to one of many outputs
 - Also called a *decoder*




We construct these devices from:
 (1) logic gates
 (2) networks of transistor switches

CSE370, Lecture 11

2

Rationale: Sharing complex logic functions

- ◆ Share an adder: Select inputs; route sum



CSE370, Lecture 11

3

Multiplexers


- ◆ Basic concept
 - 2^n data inputs; n control inputs ("selects"); 1 output
 - Connects one of 2^n inputs to the output
 - "Selects" decide which input connects to output
 - Two alternative truth-tables: Functional and Logical

Example: A 2:1 Mux	Functional truth table	Logical truth table
$Z = S'In_0 + S'In_1$	$\begin{array}{ c c } \hline S & Z \\ \hline 0 & In_0 \\ 1 & In_1 \\ \hline \end{array}$	$\begin{array}{ c c c c } \hline I_n & In_0 & S & Z \\ \hline 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 \\ 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 1 \\ \hline \end{array}$
I_0	S	
I_1	I_n	
	\oplus	
	\oplus	
	\oplus	

CSE370, Lecture 11

4

Logic-gate implementation of multiplexers




CSE370, Lecture 11

5

Multiplexers (con't)

- ◆ 2:1 mux: $Z = S'In_0 + S'In_1$
- ◆ 4:1 mux: $Z = S_0'S_1'In_0 + S_0'S_1In_1 + S_0S_1'In_2 + S_0S_1In_3$
- ◆ 8:1 mux: $Z = S_0'S_1'S_2'In_0 + S_0'S_1S_2In_1 + \dots$




CSE370, Lecture 11

6

Cascading multiplexers

- ◆ Can form large multiplexers from smaller ones
 - Many implementation options



CSE370, Lecture 11

7


Multiplexers as general-purpose logic

- ◆ A $2^n:1$ mux can implement any function of n variables
 - A lookup table
 - A $2^{n-1}:1$ mux also can implement any function of n variables
- ◆ Example: $F(A,B,C) = m_0 + m_2 + m_6 + m_7$
 $= A'B'C' + A'B'C + ABC + ABC'$
 $= A'B'(C) + A'B(C') + AB'(0) + AB(1)$

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
0	0	0	1	0	1	0	1
0	0	1	0	0	1	0	0
0	1	0	0	1	0	1	0
0	1	1	0	0	0	1	1
1	0	0	0	0	0	0	0
1	0	1	0	0	0	0	1
1	1	0	1	0	0	1	1

CSE370, Lecture 11




8

Multiplexers as general-purpose logic

- ◆ Implementing a $2^n:1$ mux as a function of $n-1$ variables
 - ($n-1$) mux control variables $S_0 - S_{n-1}$
 - One data variable S_n
 - Four possible values for each data input: 0, 1, S_n , S_n'
 - Example: $F(A,B,C,D)$ implemented using an 8:1 mux

AB	00	01	11	10	A
00	1	0	1	1	
01	1	0	0	0	
11	1	1	0	1	
10	0	1	1	0	

Choose A,B,C as control variables
Choose D as a data variable



CSE370, Lecture 11

9

Demultiplexers

- ◆ Basic concept
 - Single data input; n control inputs ("selects"); 2^n outputs
 - Single input connects to one of 2^n outputs
 - "Selects" decide which output is connected to the input
 - When used as a decoder, the input is called an "enable" (G)

1:2 Decoder:
Out0 = G • S'
Out1 = G • S


2:4 Decoder:
Out0 = G • S1' • S0'
Out1 = G • S1 • S0
Out2 = G • S1 • S0'
Out3 = G • S1 • S0

3:8 Decoder:
Out0 = G • S2' • S1' • S0'
Out1 = G • S2' • S1' • S0
Out2 = G • S2' • S1 • S0'
Out3 = G • S2' • S1 • S0
Out4 = G • S2 • S1' • S0'
Out5 = G • S2 • S1' • S0
Out6 = G • S2 • S1 • S0'
Out7 = G • S2 • S1 • S0

CSE370, Lecture 11

10

Logic-gate implementation of demultiplexers




CSE370, Lecture 11

11

Demultiplexers as general-purpose logic

- ◆ A $n:2^n$ demux can implement any function of n variables
 - Use variables as select inputs
 - Tie enable input to logic 1
 - Sum the appropriate minterms (extra OR gate)



demultiplexer "decodes" appropriate minterms from the control signals


CSE370, Lecture 11

12

Demultiplexers as general-purpose logic

Example

$$\begin{aligned} F_1 &= A'B'C'D + A'B'CD + ABCD \\ F_2 &= ABCD' + ABC \\ F_3 &= (A'+B'+C+D') \end{aligned}$$




CSE370, Lecture 11

13

Cascading demultiplexers

◆ 5:32 demux




CSE370, Lecture 11

14

Programmable logic (PLAs & PALs)

- ◆ Concept: Large array of uncommitted AND/OR gates
 - Actually NAND/NOR gates
 - You program the array by making or breaking connections
 - Programmable block for sum-of-products logic




CSE370, Lecture 11

15

All two-level logic functions are available

- ◆ You "program" the wire connections



A 3-input, 5-term,
4-function PLA

CSE370, Lecture 11

16

Sharing product terms

- ◆ Example:

$F_0 = A + B'C'$	inputs
$F_1 = AC' + AB$	1 asserted in term
$F_2 = B'C' + AB$	0 negated in term
$F_3 = BC + A$	- does not participate

1 asserted in term

0 negated in term

- does not participate

◆ Personality matrix:

product term	inputs			outputs			
	A	B	C	F_0	F_1	F_2	F_3
AB	1	1	-	0	1	1	0
BC	-	0	1	0	0	0	1
AC'	1	-	0	0	1	0	0
B'C'	-	0	0	1	0	1	0
A	1	-	-	1	0	0	1

1 asserted in term

0 negated in term

- does not participate

1 asserted in term

0 negated in term


- does not participate

CSE370, Lecture 11

17

Programming the wire connections

- Fuse: Comes connected; break unwanted connections
- Anti-fuse: Comes disconnected; make wanted connections



CSE370, Lecture 11

18