

## Programmable logic (PLAs \& PALs )

- Concept: Large array of uncommitted AND/OR gates
- Actually NAND/NOR gates
- You program the array by making or breaking connections $\boldsymbol{K}$ Programmable block for sum-of-products logic


CSE370, Lecture 12


PLAs versus PALs

- We've been looking at PLAs
- Fully programmable AND / OR arrays $\boldsymbol{k}$ Can share AND terms
- Programmable array logic (PAL)
- Programmable AND array
- OR array is prewired
$\boldsymbol{K}$ No sharing ANDs
$\boldsymbol{K}$ Cheaper and faster than PLAs


CSE370, Lecture 12


Compare implementations

- PLA:
- No shared logic terms in this example
- 10 decoded functions (10 AND gates)
- PAL:
- $Z$ requires 4 product terms
$\boldsymbol{K} 16$ decoded functions (16 AND gates)
$\boldsymbol{k} 6$ unused AND gates
- This decoder is a poor candidate for PLAs/PALs
- 10 of 16 possible inputs are decoded
- No sharing among AND terms
- Better option?
- Yes - a ROM

CSE370, Lecture 12


## ROM details

- Similar to a PLA but with a fully decoded AND array
- Completely flexible OR array (unlike a PAL)
- Extremely dense: One transistor per stored bit


CSE370, Lecture 12
12

| - Use a ROM to directly store a truth table |  |
| :--- | :--- |
| - No need to minimize logic  <br>  $F 0$$=A^{\prime} B^{\prime} C+A B^{\prime} C^{\prime}+A B^{\prime} C$ |  |
|  | $F 1=A^{\prime} B^{\prime} C+A^{\prime} B^{\prime}+A B C$ |
|  | $F 2=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B^{\prime} C+A B^{\prime} C^{\prime}$ |
|  | $F 3=A^{\prime} B C+A B^{\prime} C^{\prime}+A C^{\prime}$ |


CSE370, Lecture 12 ${ }^{13}$
You specify whether to store 1 or 0 in each location in the ROM

## ROMs versus PLAs/PALs



Example: BCD to 7-segment display controller

- The problem
- Input is a 4 -bit BCD digit (A, B, C, D)
- Need signals to drive a display (7 outputs C0-C6)



