## Sequential logic implementation

- Implementation
- random logic gates and FFs
- programmable logic devices (PAL with FFs)
- Design procedure
- state diagrams
- state transition table
- state assignment
- next state functions


## Implementation using PALs

- Programmable logic building block for sequential logic
- macro-cell: FF + logic
- D-FF
- two-level logic capability like PAL (e.g., 8 product terms)




## 22V10 PAL Macro Cell

- Sequential logic element + output/input selection





## Light Game FSM

- Tug of War game
- 7 LEDs, 2 push buttons (L, R)



## Light Game FSM Verilog

```
module Light_Game (LEDS, LPB, RPB, CLK, RESET);
```

    input LPB ;
    input RPB ;
    input CLK ;
    input RESET;
    output [6:0] LEDS ;
    assign L = ~left \&\& LPB;
    assign \(\mathrm{R}=\sim\) right \&\& RPB;
    assign LEDS = position;
    reg [6:0] position;
    reg left;
    reg right; sequential logic
    always @(posedge CLK)
begin
left <= LPB;
right <= RPB;
if (RESET) position <= 7'b0001000
else if ((position == 7'b0000001) || (position == 7'b1000000)) ;
else if (L) position <= position << 1;
else if (R) position <= position >> 1;
end

## endmodule

## Example: traffic light controller

- A busy highway is intersected by a little used farmroad
- Detectors C sense the presence of cars waiting on the farmroad
- with no car on farmroad, light remain green in highway direction
- if vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green
- these stay green only as long as a farmroad car is detected but never longer than a set interval
- when these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green
- even if farmroad vehicles are waiting, highway gets at least a set interval as green
- Assume you have an interval timer that generates:
- a short time pulse (TS) and
- a long time pulse (TL),
- in response to a set (ST) signal.
- TS is to be used for timing yellow lights and TL for green lights


## Example: traffic light controller (cont')

- Highway/farm road intersection



## Example: traffic light controller (cont')

- Tabulation of inputs and outputs

| inputs | description | outputs | description |
| :---: | :---: | :---: | :---: |
| reset | place FSM in initial state | HG, HY, HR | assert green/yellow/red highway lights |
| C | detect vehicle on the farm road | FG, FY, FR | assert green/yellow/red highway lights |
| TS | short time interval expired | ST | start timing a short or long interval |
| TL | long time interval expired |  |  |

- Tabulation of unique states - some light configurations imply others
state description
HG highway green (farm road red)
HY highway yellow (farm road red)
FG farm road green (highway red)
FY farm road yellow (highway red)


## Example: traffic light controller (cont')

- State diagram




## Logic for different state assignments

- SA1

NS1 $=\mathrm{C} \cdot T \mathrm{~L} \cdot \cdot \mathrm{PS} 1 \cdot \mathrm{PS} 0+\mathrm{TS} \cdot \mathrm{PS} 1 \cdot \cdot \mathrm{PS} 0+\mathrm{TS} \cdot \mathrm{PS} 1 \cdot P S 0 '+C^{\prime} \cdot P S 1 \cdot P S 0+\mathrm{TL} \cdot P S 1 \cdot P S 0$ NS0 $=\mathrm{C} \cdot \mathrm{TL} \cdot \mathrm{PS} 1 \cdot \cdot \mathrm{PS} 0$ + $\mathrm{C} \cdot \mathrm{TL} \cdot \cdot \mathrm{PS} 1 \cdot \mathrm{PS} 0+\mathrm{PS} 1 \cdot \cdot \mathrm{PS} 0$

| $\mathrm{ST}=\mathrm{C} \cdot \mathrm{TL} \cdot \mathrm{PS} 1^{\prime} \cdot \mathrm{PS} 0^{\prime}+\mathrm{TS} \cdot \mathrm{PS} 1^{\prime} \cdot \mathrm{PS} 0+\mathrm{TS} \cdot \mathrm{PS} 1 \cdot \mathrm{PS} 0^{\prime}+\mathrm{C}^{\prime} \cdot \mathrm{PS} 1 \cdot \mathrm{PS} 0+\mathrm{TL} \cdot \mathrm{PS} 1 \cdot \mathrm{PS} 0$ |  |
| :--- | :--- |
| $\mathrm{H} 1=\mathrm{PS} 1$ | $\mathrm{H} 0=\mathrm{PS} 1^{\prime} \cdot \mathrm{PS} 0$ |
| $\mathrm{~F} 1=\mathrm{PS}^{\prime}$ | $\mathrm{F} 0=\mathrm{PS} 1 \cdot \mathrm{PS} 0^{‘}$ |

- SA2

NS1 $=\mathrm{C} \cdot T L \cdot P S 1$ ' $\mathrm{TS} \cdot \cdot P S 1+\mathrm{C}^{\prime} \cdot P S 1 \cdot \cdot P S 0$
NS0 $=$ TS•PS1•PS0' + PS1'•PS0 + TS'•PS1•PS0

| ST $=\mathrm{C} \cdot \mathrm{TL} \cdot \mathrm{PS} 1^{\prime}+\mathrm{C}^{\prime} \cdot \mathrm{PS} 1^{\prime} \cdot \mathrm{PS} 0+\mathrm{TS} \cdot \mathrm{PS} 1$ |  |
| :--- | :--- |
| $\mathrm{H} 1=\mathrm{PS} 0$ | $\mathrm{H} 0=\mathrm{PS} 1 \cdot P S 0$ |
| $\mathrm{~F} 1=\mathrm{PS} 0^{\prime}$ | $\mathrm{F} 0=\mathrm{PS} 1 \cdot \mathrm{PS} 0$ |

- SA3

| NS3 $=\mathrm{C}^{\prime} \cdot \mathrm{PS} 2+\mathrm{TL} \cdot \mathrm{PS} 2+\mathrm{TS} \cdot \mathrm{PS} 3$ | NS2 $=$ TS $\cdot$ PS $1+\mathrm{C} \cdot \mathrm{TL}$ ' $\cdot$ PS 2 |
| :---: | :---: |
| NS1 $=\mathrm{C} \cdot \mathrm{TL} \cdot \mathrm{PS} 0+\mathrm{TS} \cdot \mathrm{PS} 1$ | NS0 $=\mathrm{C}^{\prime} \cdot \mathrm{PS} 0+\mathrm{TL}$ '•PS0 + TS $\cdot$ PS3 |
| ST $=\mathrm{C} \cdot \mathrm{TL} \cdot \mathrm{PS} 0+\mathrm{TS} \cdot \mathrm{PS} 1+\mathrm{C} \cdot \mathrm{PS} 2+\mathrm{TL} \cdot \mathrm{PS} 2+\mathrm{TS} \cdot \mathrm{PS} 3$ |  |
| $\mathrm{H} 1=\mathrm{PS} 3+\mathrm{PS} 2$ | H0 = PS1 |
| $\mathrm{F} 1=\mathrm{PS} 1+\mathrm{PS} 0$ | $F 0=P S 3$ |

## Sequential logic implementation summary

- Models for representing sequential circuits
- finite state machines and their state diagrams
- Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
- deriving state diagram
- deriving state transition table
- assigning codes to states
- determining next state and output functions
- implementing combinational logic
- Implementation technologies
- random logic + FFs
- PAL with FFs (programmable logic devices - PLDs)

