


# CSE 370 Spring 2006

## Introduction to Digital Design

### Lecture 10: Multiplexers and Demultiplexers



#### Last Lecture

- Multilevel Logic
- Hazards

#### Today


- Multiplexers
- Demultiplexers

## Administrivia

- This week: HW #4, Lab 4

## Switching-network logic blocks


- Multiplexer
  - Routes one of many inputs to a single output
  - Also called a *selector*
- Demultiplexer
  - Routes a single input to one of many outputs
  - Also called a *decoder*



We construct these devices from:  
 (1) logic gates  
 (2) networks of transistor switches

## Rationale: Sharing complex logic functions

- Share an adder: Select inputs; route sum



multiple inputs

single adder


multiple output destinations

# Multiplexers

- Basic concept
  - $2^n$  data inputs;  $n$  control inputs ("selects"); 1 output
  - Connects one of  $2^n$  inputs to the output
  - "Selects" decide which input connects to output
  - Two alternative truth-tables: **Functional** and **Logical**

Example: A 2:1 Mux      **Functional** truth table      **Logical** truth table


$$Z = SIn_1 + S'In_0$$



S	Z
0	$In_0$
1	$In_1$


$In_1$	$In_0$	S	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

# Logic-gate implementation of multiplexers




# Multiplexers (con't)

- 2:1 mux:  $Z = S'In_0 + SIn_1$
- 4:1 mux:  $Z = S_0'S_1'In_0 + S_0'S_1In_1 + S_0S_1'In_2 + S_0S_1In_3$
- 8:1 mux:  $Z = S_0'S_1'S_2'In_0 + S_0'S_1S_2In_1 + \dots$



# Cascading multiplexers


- Can form large multiplexers from smaller ones
  - Many implementation options



# Multiplexers as general-purpose logic


- A  $2^n:1$  mux can implement any function of  $n$  variables
  - A lookup table
  - A  $2^{n-1}:1$  mux also can implement any function of  $n$  variables
- Example:  $F(A,B,C) = m_0 + m_2 + m_6 + m_7$   
 $= A'B'C' + A'BC' + ABC' + ABC$   
 $= A'B'(C') + A'B(C')$

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



# Multiplexers as general-purpose logic


- Implementing a  $2^n:1$  mux as a function of  $n-1$  variables
  - $(n-1)$  mux control variables  $S_0 - S_{n-1}$
  - One data variable  $S_n$
  - Four possible values for each data input: 0, 1,  $S_n$ ,  $S_n'$
  - Example:  $F(A,B,C,D)$  implemented using an 8:1 mux



## Exercise

- Implementing the following function as a 4:1 mux

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



## Demultiplexers

- Basic concept
  - Single data input;  $n$  control inputs (“selects”);  $2^n$  outputs
  - Single input connects to one of  $2^n$  outputs
  - “Selects” decide which output is connected to the input
  - When used as a decoder, the input is called an “enable” (G)

1:2 Decoder:

$$\text{Out0} = G \cdot S'$$

$$\text{Out1} = G \cdot S$$

2:4 Decoder:

$$\text{Out0} = G \cdot S1' \cdot S0'$$

$$\text{Out1} = G \cdot S1' \cdot S0$$

$$\text{Out2} = G \cdot S1 \cdot S0'$$

$$\text{Out3} = G \cdot S1 \cdot S0$$

3:8 Decoder:

$$\text{Out0} = G \cdot S2' \cdot S1' \cdot S0'$$

$$\text{Out1} = G \cdot S2' \cdot S1' \cdot S0$$

$$\text{Out2} = G \cdot S2' \cdot S1 \cdot S0'$$

$$\text{Out3} = G \cdot S2' \cdot S1 \cdot S0$$


$$\text{Out4} = G \cdot S2 \cdot S1' \cdot S0'$$

$$\text{Out5} = G \cdot S2 \cdot S1' \cdot S0$$

$$\text{Out6} = G \cdot S2 \cdot S1 \cdot S0'$$


$$\text{Out7} = G \cdot S2 \cdot S1 \cdot S0$$

# Logic-gate implementation of demultiplexers



# Demultiplexers as general-purpose logic

- A  $n:2^n$  demux can implement any function of n variables
  - Use variables as select inputs
  - Tie enable input to logic 1
  - Sum the appropriate minterms (extra OR gate)



demultiplexer "decodes" appropriate minterms from the control signals


# Demultiplexers as general-purpose logic

## Example

$$F1 = A'BC'D + A'B'CD + ABCD$$


$$F2 = ABC'D' + ABC$$

$$F3 = (A'+B'+C'+D')$$




# Cascading demultiplexers

## 5:32 demux



# Programmable logic (PLAs & PALs)


- Concept: Large array of uncommitted AND/OR gates
  - Actually NAND/NOR gates
  - You program the array by making or breaking connections
  - Programmable block for sum-of-products logic



# All two-level logic functions are available

- You "program" the wire connections

A 3-input, 5-term, 4-function PLA



# Sharing product terms

- Example:  $F0 = A + B'C'$   
 $F1 = AC' + AB$   
 $F2 = B'C' + AB$   
 $F3 = B'C + A$

### inputs

1 = asserted in term  
 0 = negated in term  
 - = does not participate

### outputs

1 = term connected to output  
 0 = no connection to output

- Personality matrix:

product term	inputs			outputs			
	A	B	C	F0	F1	F2	F3
AB	1	1	-	0	1	1	0
B'C	-	0	1	0	0	0	1
AC'	1	-	0	0	1	0	0
B'C'	-	0	0	1	0	1	0
A	1	-	-	1	0	0	1

Reuse terms

# Programming the wire connections

- Fuse: Comes connected; break unwanted connections
- Anti-fuse: Comes disconnected; make wanted connections

$F0 = A + B'C'$   
 $F1 = AC' + AB$   
 $F2 = B'C' + AB$   
 $F3 = B'C + A$

