


CSE 370 Spring 2006

Introduction to Digital Design

Lecture 28: Final Review




Last Lecture

- FGPsAs

Today


- The Final
- Course Evaluations

Grading




Administrivia

- Turn in HW #9




Quiz Distributions

Average=92.7%, Median=98.3%, StdDev=15%




Lab Distribution

Average=96.3%, Median=100%, StdDev=8.5%



Partial Total Score Distribution

Average=89.6%, Median=93.2%, StdDev=10.7%



Final Exam Format

Final Exam

- 1 hour, 45 minutes
- Closed book, closed notes
- Answer written on exam
- You may bring extra sheets of blank scratch paper
- **Monday, 8:30-10:20 a.m. in 231 Mary Gates Hall**

Main Course Outline

Combinational Design

- Number systems (sign and magnitude, one's complement, two's complement)
- Boolean logic, Boolean formulas
- Canonical forms, Karnaugh maps, minimization, NAND-NOR implementations
- Programmable logic
- Adders, ALUs

Sequential Design

- Latches and Flip-flops
- Registers
- Timing methodologies
- Finite state machines
- FSM state optimization, state encoding

Hardware Description Languages

- Verilog

Twos-Complement Example

test your skills convert 1_{10} and -5_{10} to 4 bit twos-complement binary and then add them

$$\begin{array}{l} 1_{10} = \\ -5_{10} = \end{array}$$

Axioms and Theorems

1. Identity:	$X + 0 = X$	Dual: $X \bullet 1 = X$
2. Null:	$X + 1 = 1$	Dual: $X \bullet 0 = 0$
3. Idempotent:	$X + X = X$	Dual: $X \bullet X = X$
4. Involution:	$(X')' = X$	
5. Complementarity:	$X + X' = 1$	Dual: $X \bullet X' = 0$
6. Commutative:	$X + Y = Y + X$	Dual: $X \bullet Y = Y \bullet X$
7. Associative:	$(X+Y)+Z=X+(Y+Z)$	Dual: $(X \bullet Y) \bullet Z = X \bullet (Y \bullet Z)$
8. Distributive:	$X \bullet (Y+Z) = (X \bullet Y) + (X \bullet Z)$	Dual: $X + (Y \bullet Z) = (X + Y) \bullet (X + Z)$
9. Uniting:	$X \bullet Y + X \bullet Y' = X$	Dual: $(X + Y) \bullet (X + Y') = X$
10. Absorption:	$X + X \bullet Y = X$	Dual: $X \bullet (X + Y) = X$
11. Absorption2:	$(X + Y') \bullet Y = X \bullet Y$	Dual: $(X \bullet Y') + Y = X + Y$
12. Factoring:	$(X + Y) \bullet (X' + Z) = X \bullet Z + X' \bullet Y$	Dual: $X \bullet Y + X' \bullet Z = (X + Z) \bullet (X' + Y)$

Axioms and Theorems

- 13. Concensus: $(X \bullet Y) + (Y \bullet Z) + (X' \bullet Z) = X \bullet Y + X' \bullet Z$
Dual: $(X + Y) \bullet (Y + Z) \bullet (X' + Z) = (X + Y) \bullet (X' + Z)$
- 14. DeMorgan's Law: $(X + Y + \dots)' = X' \bullet Y' \bullet \dots$
Dual: $(X \bullet Y \bullet \dots)' = X' + Y' + \dots$
- 15. Generalized DeMorgan's Laws: $f'(X_1, X_2, \dots, X_n, 0, 1, +, \bullet) = f(X_1', X_2', \dots, X_n', 1, 0, \bullet, +)$

Notice the DeMorgan is not Duality: Duality is not a way to rewrite an expression, it is a meta-theorem.

- 16. Generalized Duality:
 $f(X_1, X_2, \dots, X_n, 0, 1, +, \bullet) \Leftrightarrow f(X_1, X_2, \dots, X_n, 1, 0, \bullet, +)$

Boolean Logic

- Example 3: Prove the consensus theorem--
$$(XY) + (YZ) + (X'Z) = XY + X'Z$$

Exercise

- Example 3: Prove the consensus theorem--
 $(XY) + (YZ) + (X'Z) = XY + X'Z$

$$\begin{array}{ll} \text{Complementarity} & XY + YZ + X'Z = XY + (X + X')YZ + X'Z \\ \text{Distributive} & = XYZ + XY + X'YZ + X'Z \end{array}$$

◀ Use absorption $\{AB+A=A\}$ with $A=XY$ and $B=Z$

$$= XY + X'YZ + X'Z$$


Rearrange terms = XY + X'ZY + X'Z

◀ Use absorption $\{AB+A=A\}$ with $A=X'Z$ and $B=Y$

$$XY + YZ + X'Z = XY + X'Z$$

Sum of Products Canonical Form

- Also called disjunctive normal form (DNF)
 - Commonly called a **minterm expansion**




K-map Exercise

- Minimize the function $F = \sum m(0, 2, 7, 8, 14, 15) + d(3, 6, 9, 12, 13)$


Exercise

- Implementing the following function as a 4:1 mux

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



1. State diagram and state-transition table




reset	current state	input	next state	current output
1	-	-	A	0
0	A	0	A	0
0	A	1	B	0
0	B	0	A	0
0	B	1	C	0
0	C	0	A	0
0	C	1	D	0
0	D	0	A	1
0	D	1	D	1

Example: Sequence detector

- Design a circuit to detect 3 or more 1's in a bit string
 - Assume Moore machine
 - Assume D flip-flops
 - Assume flip-flops have a reset

2. State minimization & 3. State encoding

- State diagram is already minimized
- Try a binary encoding



reset	current state	input	next state	current output
1	-	-	00	0
0	00	0	00	0
0	00	1	01	0
0	01	0	00	0
0	01	1	10	0
0	10	0	00	0
0	10	1	11	0
0	11	0	00	1
0	11	1	11	1

4. Minimize next-state logic

MSB+	M
0 0 0 0	
0 1 1 1	L

$$\text{MSB+} = \text{L}'\text{In} + \text{M}\text{In}$$

LSB+	M
0 0 0 0	
1 0 1 1	L

$$\text{LSB+} = \text{L}'\text{In} + \text{M}\text{In}$$

OUT+	M
0 0 1 0	
0 0 1 0	L

$$\text{Out+} = \text{ML}$$

Notation

- M := MSB
- L := LSB
- In := Input

5. Implement the design

