Lecture 10

- Logistics
 - HW3 due 4pm today
 - Midterm on Wednesday (45min long, come on time)
 - Review Tuesday 6:30pm CSE 403 (room might change)
 - No lecture Friday (go to COE open house!)
 - HW4 will be posted
- Last lecture
 - PLDs
- Today
 - Multilevel logic
 - Timing diagrams
 - Hazards

CSE370, Lecture 10

.

Multilevel logic

- ◆ Basic idea: Simplify logic using >2 gate levels
 - Time-space (speed versus gate count) tradeoff

 ✓ We will talk about this speed issue later in this lecture
- ◆ Two-level logic usually
 - Has smaller delays (faster circuits)
 - more gates and more wires (more circuit area)
- Multilevel logic usually
 - Has fewer gates (smaller circuits)
 - more gate delays (slower circuits)

CSE370, Lecture 10


Multilevel logic example

Function X

- SOP: X = ADF + AEF + BDF + BEF + CDF + CEF + G
 - ∠ X is minimized!
 - ✓ Six 3-input ANDs; one 7-input OR; 25 wires
- Multilevel: X = (A+B+C)(D+E)F + G

 - ∠ One 3-input OR, two 2-input OR's, one 3-input AND; 10 wires


3-level circuit



CSE370, Lecture 10

Multilevel NAND/NAND conversion

$$F = A(B+CD) + BC'$$



introduce bubbles (conserve inversions)


CSE370, Lecture 10


Multilevel NOR/NOR conversion

CSE370, Lecture 10


Generic multilevel conversion


F = ABC + BC + D = AX + X + D





original circuit add double





insert inverters to fix mismatches

CSE370, Lecture 10

Issues with multilevel design

- No global definition of "optimal" multilevel circuit
 - Optimality depends on user-defined goals
 - Synthesize an implementation that meets design goals
- Synthesis requires CAD-tool help
 - No simple hand methods like K-maps
 - CAD tools manipulate Boolean expressions
 - Covered in more detail in CSE467

CSE370, Lecture 10


Multilevel logic summary

- Advantages over 2-level logic
 - Smaller circuits
 - Reduced fan-in
 - Less wires
- Disadvantages w.r.t 2-level logic
 - More difficult design
 - Less powerful optimizing tools
- What you should know for CSE370
 - The basic multilevel idea
 - Multilevel NAND/NAND and NOR/NOR conversion

CSE370, Lecture 10 8

Timing diagram (aka waveforms)

- ◆ Sideways truth tables
- Show time-response of circuits
- ightharpoonup Example: F = A + BC





CSE370, Lecture 10

9


Timing diagrams


- ◆ Real gates have real delays
- ◆ Example: A' A = 0
 - Delays cause transient F=1





CSE370, Lecture 10





Hazards/glitches

- Hazards/glitches: Undesired output switching
 - Occurs when different pathways have different delays
 - Wastes power; causes circuit noise
 - Dangerous if logic makes a decision while output is unstable
- Solutions
 - Design hazard-free circuits

 ✓ Difficult when logic is multilevel
 - Wait until signals are stable

CSE370, Lecture 10

Types of hazards

- Static 1-hazard
 - Output should stay logic 1
 - Gate delays cause brief glitch to logic 0




13

- Static 0-hazard
 - Output should stay logic 0
 - Gate delays cause brief glitch to logic 1




- Dynamic hazards
 - Output should toggle cleanly
 - Gate delays cause multiple transitions



CSE370, Lecture 10

Static hazards

- Often occurs when a literal and its complement momentarily assume the same value
 - Through different paths with different delays
 - Causes an (ideally) static output to glitch




CSE370, Lecture 10

15


Dynamic hazards

- Often occurs when a literal assumes multiple values
 - Through different paths with different delays
 - Causes an output to toggle multiple times



Eliminating static hazards (only in 2 level logic)

- Key idea: Glitches happen when a changing input spans separate k-map encirclements
 - Example: 1101 to 0101 change can cause a static-1 glitch




AB 00 01 11 10 00 0 0 1 01 1 D 0 10 0


CSE370, Lecture 10

17

Eliminating static hazards (con't)

- Solution: Add redundant k-map encirclements
 - Ensure that all single-bit changes are covered
 - First eliminate static-1 hazards: Use SOP form





If need to eliminate static-0 hazards, use POS form

CSE370, Lecture 10

Summary of hazards

- ♦ We can eliminate static hazards in 2-level logic
 - For single-bit changes
 - Eliminating static hazards also eliminates dynamic hazards
- Hazards are a difficult problem
 - Multiple-bit changes in 2-level logic are hard
 - Static hazards in multilevel logic are harder
 - Dynamic hazards in multilevel logic are harder yet
- ◆ CAD tools and simulation/testing are indispensable

CSE370, Lecture 10 19