

Lecture 7

◆ Logistics

- HW2 due Wednesday --- Friday?
- Lab3 this week
- 4/25 lecture canceled

◆ Last lecture

- Logic simplification
 - ✦ Boolean cubes
 - ✦ Karnaugh maps

◆ Today

- Continuing on K-maps with examples (do this later)
- Don't cares
- k-maps for POS minimization

Incompletely specified functions: Don't cares

◆ Functions of n inputs have 2^n possible configurations

- Some combinations may be unused
- Call unused combinations "don't cares"
- Exploit don't cares during logic minimization
- Don't care \neq no output

◆ Example: A BCD increment-by-1

- Function F computes the next number in a BCD sequence
 - ✦ If the input is 0010_2 , the output is 0011_2
- BCD encodes decimal digits 0–9 as 0000_2 – 1001_2
 - ✦ Don't care about binary numbers 1010_2 – 1111_2

Truth table for a BCD increment-by-1

INPUTS				OUTPUTS			
A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

off-set for W: m0–m6, m9

on-set for W: m7 and m8

Don't care set for W:
We **don't care**
about the output values

Notation

- ◆ Don't cares in canonical forms
 - Three distinct logical sets: {on}, {off}, {don't care}
- ◆ Canonical representations of a BCD increment-by-1
 - Minterm expansion
 - ✎ $W = m_7 + m_8 + d_{10} + d_{11} + d_{12} + d_{13} + d_{14} + d_{15}$
 - $= \Sigma m(7,8) + d(10,11,12,13,14,15)$
 - Maxterm expansion
 - ✎ $W = M_0 \cdot M_1 \cdot M_2 \cdot M_3 \cdot M_4 \cdot M_5 \cdot M_6 \cdot M_9 \cdot D_{10} \cdot D_{11} \cdot D_{12} \cdot D_{13} \cdot D_{14} \cdot D_{15}$
 - $= \Pi M(0,1,2,3,4,5,6,9) \cdot D(10,11,12,13,14,15)$
- ◆ In K-maps, can treat 'don't cares' as 0s or 1s
 - Depending on which is more advantageous

Example: with don't cares

◆ $F(A,B,C,D) = \Sigma m(1,3,5,7,9) + d(6,12,13)$

- $F = A'D + B'C'D$ *without using don't cares*
- $F = A'D + C'D$ *using don't cares*

		AB		A	
		00	01	11	10
CD	00	0	0	X	0
	01	1	1	X	1
C	11	1	1	0	0
	10	0	X	0	0
		B		D	

Assign X == "1"
⇒ allows a 2-cube rather than a 1-cube

POS minimization using k-maps

◆ Using k-maps for POS minimization

- Encircle the zeros in the map
- Interpret indices complementary to SOP form

		AB		A	
		00	01	11	10
CD	00	1	0	0	1
	01	0	1	0	0
C	11	1	1	1	1
	10	1	1	1	1
		B		D	

$$F = (B' + C + D)(B + C + D')(A' + B' + C)$$

Check using de Morgan's on SOP

$$F' = BC'D' + B'C'D + ABC'$$

$$(F')' = (BC'D' + B'C'D + ABC')'$$

$$(F')' = (BC'D')' + (B'C'D)' + (ABC')'$$

$$F = (B' + C + D)(B + C + D')(A' + B' + C)$$

K-maps minimization examples

$$F(A,B,C) = \Sigma m(0,3,6,7)$$

$$F(A,B,C) =$$

$$F'(A,B,C) =$$

	AB			
C	00	01	11	10
0				
1				


$$F(A,B,C,D) = \Sigma m(0,3,7,8,11,15)$$

$$F(A,B,C,D) =$$

$$F'(A,B,C,D) =$$

	AB			
CD	00	01	11	10
00				
01				
11				
10				

Design example: a two-bit comparator



block diagram

truth table

A	B	C	D	LT	EQ	GT
0	0	0	0	0	1	0
		0	1	1	0	0
		1	0	1	0	0
		1	1	1	0	0
0	1	0	0	0	0	1
		0	1	0	1	0
		1	0	1	0	0
		1	1	1	0	0
1	0	0	0	0	0	1
		0	1	0	0	1
		1	0	0	1	0
		1	1	1	0	0
1	1	0	0	0	0	1
		0	1	0	0	1
		1	0	0	0	1
		1	1	0	1	0

Need a 4-variable Karnaugh map for each of the 3 output functions

Design example: a two-bit comparator (con't)

K-map for LT

	AB		A	
CD	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0
	B		D	

K-map for EQ

	AB		A	
CD	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1
	B		D	

K-map for GT

	AB		A	
CD	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0
	B		D	


LT = $A'B'D + A'C + B'CD$

EQ = $A'B'C'D' + A'BC'D + ABCD + AB'CD'$
 $= (A \text{ xnor } C) \cdot (B \text{ xnor } D)$

GT = $BC'D + AC + ABD'$

Design example: a two-bit comparator (con't)

◆ Two ways to implement EQ:



Option 1:


$$EQ = A'B'C'D' + A'BC'D + ABCD + AB'CD'$$

5 gates but they require lots of inputs

Option 2

$$EQ = (A \text{ xnor } C) \cdot (B \text{ xnor } D)$$


XNOR is constructed from 3 simple gates



7 gates but they all have 2 inputs each

Design example: a two-bit comparator (con't)


Circuit schematics



CSE370, Lecture 7

11

Design example: BCD increment by 1



block diagram

truth table

I8	I4	I2	I1	O8	O4	O2	O1
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

Need a 4-variable Karnaugh map for each of the 4 output functions

CSE370, Lecture 7

12

Design example: BCD increment by 1 (con't)

$O_8 = I_4 I_2 I_1 + I_8 I_1'$
 $O_4 = I_4 I_2' + I_4 I_1' + I_4' I_2 I_1$

$O_2 = I_8' I_2' I_1 + I_2 I_1'$
 $O_1 = I_1'$

We **greatly** simplify the logic by using the don't cares

I8			
O8	0	0	X 1
	0	0	X 0
	0	1	X X
	0	0	X X
	I4		
	I1		

I8			
O4	0	1	X 0
	0	1	X 0
	1	0	X X
	0	1	X X
	I4		
	I1		

I8			
O2	0	0	X 0
	1	1	X 0
	0	0	X X
	1	1	X X
	I4		
	I1		


I8			
O1	1	1	X 1
	0	0	X 0
	0	0	X X
	1	1	X X
	I4		
	I1		

Design example: BCD increment by 1 (con't)

◆ Draw the circuit schematic

- $O_8 = I_4 I_2 I_1 + I_8 I_1'$
- $O_4 = I_4 I_2' + I_4 I_1' + I_4' I_2 I_1$
- $O_2 = I_8' I_2' I_1 + I_2 I_1'$
- $O_1 = I_1'$

Design example: a two-bit multiplier



block diagram

truth table

A2	A1	B2	B1	P8	P4	P2	P1
0	0	0	0	0	0	0	0
		0	1	0	0	0	0
		1	0	0	0	0	0
		1	1	0	0	0	0
0	1	0	0	0	0	0	0
		0	1	0	0	0	1
		1	0	0	0	1	0
		1	1	0	0	1	1
1	0	0	0	0	0	0	0
		0	1	0	0	1	0
		1	0	0	1	0	0
		1	1	0	1	1	0
1	1	0	0	0	0	0	0
		0	1	0	0	1	1
		1	0	0	1	1	0
		1	1	1	0	0	1

Need a 4-variable Karnaugh map for each of the 4 output functions

Two-bit multiplier (cont'd)

$P_8 = A_2 A_1 B_2 B_1$

		A2A1		A2			
		00	01	11	10		
B2	B2B1	00	0	0	0	0	0
	01	0	0	0	0	0	0
11	11	0	0	1	0		B1
	10	0	0	0	0		
		A1					

$P_4 = A_2 B_2 B_1' + A_2 A_1' B_2$

		A2A1		A2			
		00	01	11	10		
B2	B2B1	00	0	0	0	0	0
	01	0	0	0	0	0	0
11	11	0	0	0	0	1	B1
	10	0	0	1	1		
		A1					

$P_2 = A_2' A_1 B_2 + A_1 B_2 B_1' + A_2 B_2' B_1 + A_2 A_1' B_1$

		A2A1		A2			
		00	01	11	10		
B2	B2B1	00	0	0	0	0	0
	01	0	0	1	1		B1
11	11	0	1	0	1		
	10	0	1	1	0		
		A1					

$P_1 = A_1 B_1$

		A2A1		A2			
		00	01	11	10		
B2	B2B1	00	0	0	0	0	0
	01	0	1	1	0		B1
11	11	0	1	1	0		
	10	0	0	0	0		
		A1					