

## Lecture 9


- Demultiplexers
- Programmable Logic Devices
  - Programmable logic array (PLA)
  - Programmable array logic (PAL)

1

## Switching networks logic blocks


### Multiplexer (MUX)

- Routes one of many inputs to a single output
- Also called a *selector*




### Demultiplexer (DEMUX)

- Routes a single input to one of many outputs
- Also called a *decoder*



2

## Logic sharing example



3

## Demultiplexers


### Basic concept

- Single data input; n control inputs ("selects");  $2^n$  outputs
- Single input connects to one of  $2^n$  outputs
- "Selects" decide which output is connected to the input

4


## Demultiplexers

- The input is called an "enable" (G)



5


## Demultiplexers: Implementation



6

## Demultiplexer as logic block

- A  $n:2^n$  demux can implement any function of  $n$  variables
  - Use variables as select inputs
  - Tie enable input to logic 1
  - Sum the appropriate minterms (extra OR gate)



demultiplexer "decodes" appropriate minterms from the control signals


7

## Demultiplexer as logic block

$$F1 = A'BC'D + A'B'CD + ABCD$$

$$F2 = ABC'D' + ABC$$


$$F3 = (A+B'+C+D')$$



8

## Cascading demultiplexers

- 5:32 demux




9

## Programmable logic

- Concept: Large array of uncommitted AND/OR gates (actually NAND/NOR gates)


- You program the array by making or breaking connections
  - Programmable block for sum-of-products logic



10

## All two-level functions available

- You "program" the wire connections



This is a 3-input, 5-term, 4-function programmable logic array (PLA).

Connections ("fuse") are designed to break down under high current.

After analyzing Boolean equations, software determines which fuses should be blown.

11


## Example

$$F0 = A + B'C'$$

$$F1 = AC' + AB$$

$$F2 = B'C' + AB$$


$$F3 = B'C + A$$



12

## Short-hand notation


- Draw multiple wires as a single wire or bus
- $\times$  signifies a connection



## PLA example


$$\begin{aligned} F_1 &= ABC \\ F_2 &= A + B + C \\ F_3 &= A' B' C' \\ F_4 &= A' + B' + C' \\ F_5 &= A \text{ xor } B \text{ xor } C \end{aligned}$$

A	B	C	F1	F2	F3	F4	F5
0	0	0	0	0	1	1	0
0	0	1	0	1	0	1	1
0	1	0	0	1	0	1	1
0	1	1	0	0	1	1	0
1	0	0	0	1	0	1	1
1	0	1	0	1	0	1	0
1	1	0	0	1	0	1	0
1	1	1	0	1	0	1	1




## PLAs versus PALs

- We've been looking at PLAs
  - Fully programmable AND/OR arrays
- Programmable array logic (PAL)
  - Programmable AND array
  - OR array is prewired
    - Cheaper and faster than PLAs



15


## Example: BCD to Gray code



## Wiring a PLA

### Minimized functions:

$$\begin{aligned} W &= A + BC + BD \\ X &= BC' \\ Y &= B + C \\ Z &= A'B'C'D + BCD \\ &\quad + AD' + B'CD' \end{aligned}$$



17


## Wiring a PAL

### Minimized functions:

$$\begin{aligned} W &= A + BC + BD \\ X &= BC' \\ Y &= B + C \\ Z &= A'B'C'D + BCD \\ &\quad + AD' + B'CD' \end{aligned}$$

Fine example for the use of PAL  
(because no shared AND terms)

Many AND gates wasted, but  
still faster and cheaper than PLA



## Implementation comparison

### PLA:

- No shared logic terms in this example
- 10 decoded functions (10 AND gates)

- Example is a good candidate for PALs:
  - 10 of 16 possible inputs are decoded
  - No sharing among AND terms

### PAL:

- Z requires 4 product terms
- Need a PAL that handles 4 product terms for each output
- 16 decoded functions (16 AND gates)
- 6 unused AND gates