## Lecture 15

- Logistics
  - HW5 due this Friday

  - HW6 out today, due Friday Feb 20
    I will be away Friday, so no office hour
    Bruce Hemingway will teach the class.
- Last lecture
  - Memory storage elements
     Flip-flops and latches
     State diagrams
- Today
  - Finish flip-flops and latches


  - RegistersCounters
  - Start of Finite State Machine design (FSM)


CSE370, Lecture 15


# The "WHY" slide


- Registers and Counters
  - Registers and counters are very simple yet powerful examples of how you can use the basic memory elements to conduct productive behavior. They are used everywhere in a computer.


CSE370, Lecture 15














# Clear and preset in flip-flops

- ◆ Clear and Preset set flip-flop to a known state
  - Used at startup, reset
- ◆ Clear or Reset to a logic 0
  - Synchronous: Q=0 when next clock edge arrives
  - Asynchronous: Q=0 when reset is asserted
    - Doesn't wait for clock
    - Quick but dangerous



11

- ◆ Preset or Set the state to logic 1
  - Synchronous: Q=1 when next clock edge arrives
  - Asynchronous: Q=1 when reset is asserted
    - Doesn't wait for clock Quick but dangerous

CSE370, Lecture 15

## Registers

- Group of storage elements read/written as a unit.
  - Store related values (e.g. a binary word)
- Collection of flip-flops with common control Share clock, reset, set lines
- Example:
  - Storage registersShift registers


  - Counters

CSE370, Lecture 15

10

## Storage registers

- Basic storage registers use flip flops
- Example: 4 bit storage register



CSE370, Lecture 15


Shift registers


- Hold successively sampled input values
  - Delays values in time
  - Example: 4-bit shift register


    ⇒ Stores 4 input values in sequence
    - OUT1 OUT2 OUT3 OUT4


CSE370, Lecture 15

12











# Finite-state machines (FSMs) States: Possible storage-element values Transitions: Changes in state Clock synchronizes the state changes Sequential logic Sequences through a series of states Based on inputs and present state





# FSM design procedure (using counters)

- 1. Draw a state diagram
- 2. Draw a state-transition table
- 3. Encode the next-state functions

   Minimize the logic using k-maps
- 4. Implement the design

We will use a '3-bit up counter' as an example

CSE370, Lecture 15

20

