

Lecture 26

◆ Logistics


- Ant extra credit problem due today
- Extra lab check-off times
 - ◊ Monday 12:30-4:20
 - ◊ Tuesday 12:00-2:00
- All labs must be done by Tuesday 2:00pm
- Review session Monday 4:30 pm here
- Final Exam Wednesday 2:30 pm here

◆ Today

- Computer Organization Overview
 - ◊ Where some of the things we've learned fit in
- Review
- Evaluation: leave last 10-15 min for this


Structure of a computer

◆ Block diagram view



Registers

- ◆ Selectively loaded – EN or LD input
- ◆ Output enable – OE input
- ◆ Multiple registers – group 4 or 8 in parallel



OE asserted causes FF state to be connected to output pins; otherwise they are left unconnected (high impedance)

LD asserted during a lo-to-hi clock transition loads new data into FFs

Instruction sequencing

- ◆ Example – an instruction to add the contents of two registers (Rx and Ry) and place result in a third register (Rz)
- ◆ Step 1: get the ADD instruction from memory into an instruction register (IR)
 - instruction in IR has the code of an ADD instruction
 - register indices used to generate output enables for registers Rx and Ry
 - register index used to generate load signal for register Rz
- ◆ Step 2: decode instruction
 - enable Rx and Ry output and direct to ALU
 - setup ALU to perform ADD operation
 - direct result to Rz so that it can be loaded into register
- ◆ Step 3: execute instruction

Instruction types

- ◆ Data manipulation
 - add, subtract
 - increment, decrement
 - multiply
 - shift, rotate
 - immediate operands
- ◆ Data staging
 - load/store data to/from memory
 - register-to-register move
- ◆ Control
 - conditional/unconditional branches in program flow
 - subroutine call and return

Elements of the control unit (aka instruction unit)

- ◆ Standard FSM elements
 - state register
 - next-state logic
 - output logic (datapath/control signalling)
 - Moore or synchronous Mealy machine to avoid loops unbroken by FF
- ◆ Plus additional "control" registers
 - instruction register (IR)
 - program counter (PC)
- ◆ Inputs/outputs
 - outputs control elements of data path
 - inputs from data path used to alter flow of program (test if zero)

Instruction execution


Control state diagram (for each diagram)

- reset
- fetch instruction
- decode
- execute

Instructions partitioned into three classes

- branch
- load/store
- register-to-register

Different sequence through diagram for each instruction type




CSE370, Lecture 26

7

Data path (hierarchy)

Arithmetic circuits constructed in hierarchical and iterative fashion

- each bit in datapath is functionally identical
- 4-bit, 8-bit, 16-bit, 32-bit, 64-bit datapaths




CSE370, Lecture 26

8

Data path (ALU)

ALU block diagram

- input: data and operation to perform
- output: result of operation and status information



CSE370, Lecture 26

9


Data path (ALU + registers)

Accumulator

- special register
- one of the inputs to ALU
- output of ALU stored back in accumulator

One-address instructions

- operation and address of one operand
- other operand and destination is accumulator register
- $AC \leftarrow AC \text{ op Mem}[\text{addr}]$
- "single address instructions" (AC implicit operand)




CSE370, Lecture 26

10

Data path (bit-slice)

Bit-slice concept – iterate to build n-bit wide datapaths



CSE370, Lecture 26

11

Instruction path

Program counter

- keeps track of program execution
- address of next instruction to read from memory
- may have auto-increment feature or use ALU

Instruction register

- current instruction
- includes ALU operation and address of operand
- also holds target of jump instruction
- immediate operands

Relationship to data path

- PC may be incremented through ALU
- contents of IR may also be required as input to ALU

CSE370, Lecture 26

12

What you should know

- ◆ Sequential logic building blocks
 - Latches (R-S and D)
 - Flip-flops (D and T)
 - Latch and flip-flop timing (setup/hold time, prop delay)
 - Timing diagrams
 - Asynchronous inputs and metastability
 - Registers

*Remember that
the last number was 1*

What you should know

- ◆ Counters
 - Timing diagrams
 - Shift registers
 - Ring counters
 - State diagrams and state-transition tables
 - Counter design procedure
 1. Draw a state diagram
 2. Draw a state-transition table
 3. Encode the next-state functions
 4. Implement the design
 - Self-starting counters

1, 2, 3, 4, ...

What you should know (Final exam focus is here though exam is cumulative)

- ◆ Finite state machines
 - Timing diagrams (synchronous FSMs)
 - Moore versus Mealy versus synchronized/registered Mealy
 - FSM design procedure
 1. State diagram
 2. state-transition table
 3. State minimization
 4. State encoding
 5. Next-state logic minimization
 6. Implement the design
 - State minimization
 - One-hot / output-oriented encoding
 - State partitioning
 - FSM design guidelines
 - ↳ Separate datapath and control

*The last coin was 5cents and
already had 10cents deposited
so let's pop out a coffee*



What you should know (Final exam focus is here though exam is cumulative)

- ◆ Finite state machines and Verilog
 - Understanding simple Verilog
 - Expressing Moore and Mealy machines in sequential Verilog
 - Understanding Verilog descriptions of finite state machines expressed in standard stylized formats
- ◆ Other
 - Pipelining and Retiming

Final exam logistics

- ◆ 2:30 – 4:20 (1 hour and 45 minutes long)
- ◆ Materials: cumulative but more focus on later material HW7, HW8.
- ◆ Closed book/notes, no calculator
- ◆ Scratch papers provided
- ◆ Just have your pencil/pen and eraser
- ◆ Raise hand for questions (don't walk to get help)

Thank you

Thank you for making teaching this course fun
I hope you enjoyed the course
Send me an email or drop in for questions about CSE, etc.

Good luck on your final exams!