


Today

- Timing in DesignWorks
 - Generating Useful Output
 - Gate Delay Properties
- Notes on Multiplexers as general-purpose logic
- Demultiplexers versus Decoders
- BCD to 7-segment display decoder example
- Hardware Demonstration

CSE 370 - April 19, 1999 Section - 1

Timing in DesignWorks: Generating useful output


- Input Vector
- Waveform Output
- Refer to tips page for How-To



CSE 370 - April 19, 1999 Section - 2

Timing in DesignWorks: Gate Delay Properties

- Adjust the overall delay time of the primitive device
 - Show all fields in the device attributes
 - Set **Delay.Dev** to an integer delay value
 - **Delay.Dev.(Typ/Min/Max)** are information storage only and not interpreted by DesignWorks
 - **Delay.Pin** is *not* the device delay
- 1 is the default
- 0 possible but hard to reason about




CSE 370 - April 19, 1999 Section - 3


Notes on Multiplexers as general-purpose logic

- A $2^{n-1}:1$ multiplexer can implement any function of n variables
 - with $n-1$ variables used as control inputs and
 - the data inputs tied to the last variable or its complement
- Example:

$$\begin{aligned} F(A,B,C) &= m_0 + m_2 + m_6 + m_7 \\ &= A'B'C' + A'BC' + ABC' + ABC \\ &= A'B'(C') + A'B(C') + AB'(0) + AB(1) \end{aligned}$$



A	B	C	F
0	0	0	1
0	0	1	0
1	0	0	C'
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
0	1	0	0
1	1	0	1
1	1	1	1




CSE 370 - April 19, 1999 Section - 4


Notes on Multiplexers as general-purpose logic (cont'd)

- Sometimes it can be reduced even further to a $2^{n-k}:1$ multiplexer ($k>1$) but there is no standard method to determine this.

$$\begin{aligned}
 F(A,B,C) &= m_0 + m_2 + m_6 + m_7 \\
 &= A'B'C' + A'BC' + ABC' + ABC \\
 &= A'B'(C') + A'B(C') + AB'(0) + AB(1) \\
 &= A'(C') + A(B)
 \end{aligned}$$



A	B	C	F
0	0	0	1 C'
0	0	1	0
0	1	0	1 C'
0	1	1	0
1	0	0	0 0
1	0	1	0
1	1	0	1 1
1	1	1	1



CSE 370 - April 19, 1999 Section - 5



Demultiplexers versus Decoders

- Demultiplexers are simply the most general class of Decoder with a full AND array.
- In general
 - any form of partial AND array
 - mapping of m inputs to n outputs where $n > m$.

CSE 370 - April 19, 1999 Section - 6

BCD to 7-segment display controller

- Example will be covered again and in greater detail in lecture
- Understanding the problem
 - input is a 4 bit bcd digit (A, B, C, D)
 - output is the control signals for the display (7 outputs C0 – C6)
- Block diagram:



CSE 370 - April 19, 1999 Section - 7

Formalize the problem






- Truth table
 - show don't cares
- Implementation procedure
 - minimization using K-maps
 - map to hardware of some type

A	B	C	D	C0	C1	C2	C3	C4	C5	C6
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1
1	0	1	-	-	-	-	-	-	-	-
1	1	-	-	-	-	-	-	-	-	-

CSE 370 - April 19, 1999 Section - 8

Implementation as minimized SOP

- 15 unique product terms when minimized individually


				
C B	C B	C B	C B	C B

$C_0 = A + B D + C + B' D'$
 $C_1 = C' D' + C D + B'$
 $C_2 = B + C' + D$
 $C_3 = B' D' + C D' + B C' D + B' C$
 $C_4 = B' D' + C D'$
 $C_5 = A + C' D' + B D' + B C'$
 $C_6 = A + C D' + B C' + B' C$


CSE 370 - April 19, 1999 Section - 9

Implementation as minimized SOP (cont'd)

- Can do better than minimized
 - 9 unique product terms (instead of 15)
 - share terms among outputs, good for PLAs
 - each output not necessarily in minimized form



$$\begin{aligned}
 C_0 &= A + B D + C + B' D' \\
 C_1 &= C' D' + C D + B' \\
 C_2 &= B + C' + D \\
 C_3 &= B' D' + C D' + B C' D + B' C \\
 C_4 &= B' D' + C D' \\
 C_5 &= A + C' D' + B D' + B C' \\
 C_6 &= A + C D' + B C' + B' C
 \end{aligned}$$




$$\begin{aligned}
 C_0 &= B C' D + C D + B' D' + B C D' + A \\
 C_1 &= B' D + C' D' + C D + B' D' \\
 C_2 &= B' D + B C' D + C' D' + C D + B C D' \\
 C_3 &= B C' D + B' D + B' D' + B C D' \\
 C_4 &= B' D' + B C D' \\
 C_5 &= B C' D + C' D' + A + B C D' \\
 C_6 &= B' C + B C' + B C D' + A
 \end{aligned}$$

CSE 370 - April 19, 1999 Section - 10

Hardware Demonstration: Protoboard Layout

- Power and ground
- Distribution Channels
- Pin Connections



CSE 370 - April 19, 1999 Section - 11

Hardware Demonstration: TTL Parts

- Obfuscated Technology (gates-on-a-chip)
- Motorola Specification Sheets
- The 4th Floor Beast
- Local Availability in EE1

CSE 370 - April 19, 1999 Section - 12