









Verilog	BCD Counter Example
ir ou re re	ule BCDCount (CLK, clear, load, a0, a1); nput CLK, reset, in; utput a0, a1; eg a0, a1; eg [1:0] state; // state variables eg [1:0] next_state;
	lways @(posedge CLK) begin state = next_state; nd
	<pre>lways @(state or clear or load) begin case (state) 2'b00: next_state = 2'b01; 2'b01: next_state = 2'b10; 2'b10: next_state = 2'b11; 2'b11: next_state = 2'b00; endcase if (clear) next_state = 2'b00;  // handle load nd</pre>
as	<pre>ssign a0 = state[0]; ssign a0 = state[1]; module CSE 370 - Spring 1999 - Verilog for Sequential Systems - 6</pre>





