

Caches

High-speed (small) storage between the CPU & memory

For data a nice compromise between:

- registers which are too few to keep data in the working set close to the CPU
- memory which takes too many cycles to access

When fetch an instruction or load data, check in the cache first.

When store load data, write it in the cache first (there are variations).

First used in the IBM 360/85

Originally invisible to the programmer

now being exposed to the compiler (i.e., part of the architecture)

LOTS of research done on caching

Caches

Caches are loaded on demand (**demand-driven**):

- when a data transfer instruction is executed
- when an instruction is fetched

CPU sends an address to the cache:

- **cache hit**
 - the address is already mapped to an entry in the cache
 - if a read, data is sent back to the CPU
 - if a write, data is stored in the cache
- **cache miss**
 - the address is *not* mapped to an entry in the cache
 - get it from memory

Accessing Memory vs. a Cache

A memory address is an index into memory

- each byte of memory has a unique address
 - there is a unique (1-to-1) mapping between addresses & memory locations
 - the entire address is used to access memory
- caches are smaller than memory
 - therefore not all memory locations can reside in the cache at once
 - therefore there is a many-to-one relationship between addresses (& memory locations) & cache locations
 - if there are n entries in the cache, every n th location in memory maps to the same cache location
 - only part of the address bits are used to index the cache

Physical Cache Organization

Data: the contents of the cache (instructions or data)

- made up of many **blocks** of data
- **block:**
 - number of bytes of data transferred on a memory read
 - number of bytes of data associated with a tag

Tag: helps you decide if this is the data being accessed

- access the cache with a subset of the address bits
- many memory locations map to a single cache location

State: indicates whether the data is valid for a particular cache entry

- is set to invalid before anything has been loaded into the cache

Accessing a Cache

Partitioning an address to access a cache
(when there is one block in each cache line)

- **byte offset**: bits that specify which bytes in a block you're accessing
field size: log of number of bytes in a block
- **index**: bits used to access a cache
field size: log of number of entries (called lines) in the cache
- **tag**: high-order bits used to identify a particular memory address in the accessed cache location
field size: those bits left over

Accessing a Cache

Picking an entry:

- block address (index + tag) = address of the block in memory
- block address modulo the number of blocks in the cache = line in cache

Check to see if the entry accessed is the correct one:

- compare the address tag to the cache tag
 - if a match, this is the block we want
 - if no match, this is some other block that maps to the same cache location
- if a match and the valid bit is set, we have a **cache hit**
 - otherwise we have a **cache miss**

Handling a Cache Miss

Cache miss: either the tag doesn't match or the invalid bit is clear

When a cache miss occurs:

- stall the CPU pipeline
- the job of the **cache controller**:
 - send the address & read signal to memory
 - wait for the block of data to come back
 - update the cache:
 - fill the data portion with the new block
 - update the tag with the high-order bits of the address
 - set the valid bit
- restart execution with the cycle that caused the cache miss (IF on an instruction, MEM on a load)

Multi-word Blocks

Takes better advantage of spatial locality

- 1 miss per block rather than 1 miss per word

Picking an entry:

- use the same formula for calculating the index
 - block address modulo number of blocks in the cache
 - just a bigger block
 - more specific definition for block address
 - depends on whether a byte or word address
 - block address = memory {byte,word} address divided by the number of {bytes,words} in a block
 - fields of an address for accessing a cache with multi-word blocks:
 - tag
 - index
 - word offset within a block
 - byte offset within a word
- } byte offset within a block

Writing to a multi-block cache:

- usually read the block first
- update the word being written

Associativity

Associativity:

- an implementation that indicates a specific number of blocks in a set
- also, the number of blocks checked on a cache access

Direct mapped: a memory address can be mapped to one place in the cache

- one comparator for the whole cache

Fully associative: a memory address can be mapped anywhere in the cache

- all tags must be compared at once
- comparator for each entry, not one for the whole cache

Set associative: a memory address can be mapped to a small, fixed number of cache locations

- n locations \Rightarrow n-way set associative
- cache divided into **sets** that contain the n blocks
 - address indexes into a particular set
 - compare the tags for all blocks in the set
 - n comparators

Associativity

Refine the cache access formula

- block address modulo number of **sets** in the cache
 - # sets in the cache = # blocks in the cache / # blocks in a set
 - # bits in the index = $\log(\text{number of blocks in the cache} / \text{associativity})$

An increase in the associativity

- increases the number of blocks in a set
- decreases the number of sets (lines) in the cache (for the same size cache)


This affects the index bits!

- decreases the size of the index
- increases the size of the tag
- study the example on p. 575

An Example

32b address, 16KB cache, 64B blocks, DM:

- where are the tag, index, word offset within a block & byte offset within a word fields?
- how big are they?
- what are their bit boundaries?



Which numbers change if the **16KB cache is 4-way associative**?

