

Virtual Memory Review

- n Goal: give illusion of a large memory
- n Allow many processes to share single memory
- n Strategy
 - n Break physical memory up into blocks (*pages*)
 - n Page might be in physical memory or on disk.
- n Addresses:
 - n Generated by lw/sw: *virtual*
 - n Actual memory locations: *physical*

Memory access

- n Load/store/PC computes a *virtual* address
- n Need address translation
 - n Convert virtual addr to physical addr
 - n Use page table for lookup
 - n Check virtual address:
 - n If page is in memory, access memory with physical address
 - n May also need to check access permissions
 - n If page is in not in memory, access disk
 - n Page fault
 - n Slow – so run another program while it's doing that
 - n Do translation in hardware
 - n Software translation would be too slow!

Handling a page fault

- n Occurs during memory access clock cycle
- n Handler must:
 - n Find disk address from page table entry
 - n Choose physical page to replace
 - n if page dirty, write to disk first
 - n Read referenced page from disk into physical page

TLB: Translation Lookaside Buffer

- n Address translation has a high degree of locality
 - n If page accessed once, highly likely to be accessed again soon.
 - n So, cache a few frequently used page table entries
- n TLB = hardware cache for the page table
 - n Make translation faster
 - n Small, frequently fully-associative
- n TLB entries contain
 - n Valid bit
 - n Other housekeeping bits
 - n Tag = virtual page number
 - n Data = Physical page number
- n Misses handled in hardware (dedicated FSM) or software (OS code reads page table)

TLB Misses

- n TLB miss means one of two things
 - n Page is present in memory, need to create the missing mapping in the TLB
 - n Page is not present in memory (page fault), need to transfer control to OS to deal with it.
 - n Need to generate an exception
 - n Copy page table entry to TLB – use appropriate replacement algorithm if you need to evict an entry from TLB.

Optimizations

- n Make the common case fast
- n Speed up TLB hit + L1 Cache hit
 - n Do TLB lookup and cache lookup in parallel
 - n Possible if cache index is independent of virtual address translation
 - n Have cache indexed by virtual addresses

TLB Example - 7.32, 7.33

- Given:
 - 40-bit virtual addr
 - 16KB pages
 - 36-bit physical byte address
 - 2-way set associative TLB with 256 total entries
- Total page table size?
- Memory organization?

Page table/address parameters

- 16KB=2¹⁴, so 16K pages need 14 bits for an offset inside a page.
- The rest of the virtual address is the virtual page index, and it's 40-14 = 26 bits long, for 2²⁶ page table entries.
- Each entry contains 4 bits for valid/protection/dirty information, and the physical frame number, which is 36-14 = 22 bits long, for a total of 26 bits.
- The total page table size is then 26 bits * 2²⁶ entries = 208 MB

