## Lecture 25

As a supplement to Paul Beame's guest lecture, here are a few slides of mine on roughly the same topics. Again, this won't be exactly the same as what he did or as what's in the book, but hopefully another perspective will help clarify it all.

## Boolean Circuits



Directed acyclic graph
Vertices $=$ Boolean logic gates ( $\wedge, \vee, \neg, \ldots$ )
Multiple input bits ( $\mathrm{x}_{1}, \mathrm{x}_{2}, \ldots$ )
Single output bit (w)
Gate values as expected (e.g. by induction on depth to $x_{i}$ 's)

## Boolean Circuits



Two Problems:
Circuit Value: given a circuit and an assignment of values to its inputs, is its output $=1$ ?
Circuit SAT: given a circuit, is there an assignment of values to its inputs such that output $=I$ ?

## Boolean Circuits and Complexity

Two Problems:
Circuit Value: given a circuit and an assignment of values to its inputs, is its output $=1$ ?
Circuit SAT: given a circuit, is there an assignment of values to its inputs such that output $=I$ ?
Complexity:
Circuit Value Problem is in $P$
Circuit SAT Problem is in NP
Given implementation of computers via Boolean circuits, it may be unsurprising that they are complete in P/NP, resp.

## $\forall \mathrm{L} \in \mathrm{P}, \mathrm{L} \leq_{\mathrm{p}} \mathrm{CVP}$

Let $M$ be a I-tape, poly time TM. WLOG M accepts at left end of tape. "History" of M on input x:


Every cell in tableau is a simple, discrete function of 3 above it, e.g., if $\delta(q, c)=(q, e,-I)$ :


Bool encoding of cell content; fixed circuit computes new cell; replicate it across tableau

## Some Details

For $q \in Q, a \in \Gamma, I \leq i, j \leq T$, let state $(q, i, j)=\operatorname{lif} M$ in state $q$ at time $i w /$ head in tape cell $j$, and letter $(\mathrm{a}, \mathrm{i}, \mathrm{j})=1$ if tape cell j holds letter a at time i .

```
writes \((\mathrm{i}, \mathrm{j})=\mathrm{V}_{\mathrm{q} \in \mathrm{Q}}\) state \((\mathrm{q}, \mathrm{i}, \mathrm{j})\)
letter \((b, i, j)=\left(\neg w r i t e s(i, j) \wedge b_{i-l, j}\right) \vee\)
    \(\left(\right.\) writes \((\mathrm{i}, \mathrm{j}) \wedge \bigvee_{(\mathrm{q}, \mathrm{a})}\) state \((\mathrm{q}, \mathrm{i}-\mathrm{I}, \mathrm{j}) \wedge\) letter \(\left.(\mathrm{a}, \mathrm{i}-\mathrm{I}, \mathrm{j})\right) \quad\) "or" configs writing "b"
    where the "or" is over \(\{(\mathrm{q}, \mathrm{a}) \mid(-, \mathrm{b},-)=\delta(\mathrm{q}, \mathrm{a})\}\)
\(\operatorname{state}(\mathrm{p}, \mathrm{i}, \mathrm{j})=\bigvee_{(\mathrm{q}, \mathrm{a}, \mathrm{d})} \operatorname{state}(\mathrm{q}, \mathrm{i}-\mathrm{I}, \mathrm{j}-\mathrm{d}) \wedge \operatorname{letter}(\mathrm{a}, \mathrm{i} \mathrm{I}, \mathrm{j}-\mathrm{d}), \quad\) "or" configs entering p
    where the "or" is over \(\{(q, a, d) \mid(p,-, d)=\delta(q, a)\}, d= \pm \mid\)
```

Row 0: initial config; columns $-\mathrm{I}, \mathrm{T}+\mathrm{I}$ : all false Output: state $\left(\mathrm{q}_{\text {accept }}, \mathrm{T}, \mathrm{I}\right)$

Again, not exactly the version in the book, but close in spirit...

Result is something vaguely like this:


## Similarly: $\forall \mathrm{L} \in \mathrm{NP}, \mathrm{L} \leq_{\mathrm{p}}$ Circuit-SAT

Let $M$ be a $I$-tape, poly time NTM. WLOG $M$ accepts at left end of tape. "History" of $M$ on input $x$ :


Every cell in tableau is a simple, discrete function of 3 above it, plus I ND choice bit; e.g., if $\left(q^{\prime}, \mathrm{e}, \mathrm{L}\right) \in \delta(\mathrm{q}, \mathrm{c})$ :


Bool encoding of cell content; fixed circuit computes new cell; replicate it across tableau

## Some Details

Additionally, assume NTM has only 2 nondet choices at each step. For $q \in Q, a \in \Gamma, I \leq i, j \leq T$, state $(q, i, j)$, letter $(a, i, j)$ as before. Let choice( $i$ ) $=0 /$ Idefine which ND choice $M$ makes at step $i$
Then, letter() and state() circuits change to incl choice, e.g.:
$\operatorname{state}(\mathrm{p}, \mathrm{i}, \mathrm{j})=\neg$ choice $(\mathrm{i}-\mathrm{I}) \wedge\left(\bigvee_{(\mathrm{q}, \mathrm{a}, \mathrm{d})}\right.$ state $\left.(\mathrm{q}, \mathrm{i}-\mathrm{I}, \mathrm{j}-\mathrm{d}) \wedge \operatorname{letter}(\mathrm{a}, \mathrm{i}-\mathrm{I}, \mathrm{j}-\mathrm{d})\right) \vee$ choice $(i-I) \wedge\left(\bigvee_{\left(q^{\prime}, a^{\prime}, d^{\prime}\right)}\right.$ state $\left(q^{\prime}, i-I, j-d^{\prime}\right) \wedge$ letter $\left.\left(a^{\prime}, i-I, j-d^{\prime}\right)\right)$, where the "ors" are over

$$
\begin{aligned}
& \{(q, a, d) \mid(p,-, d)=\delta(q, a, \text { choice }=0)\}, \\
& \left\{\left(q^{\prime}, a^{\prime}, d^{\prime}\right) \mid\left(p,-, d^{\prime}\right)=\delta\left(q^{\prime}, a^{\prime}, \text { choice }=1\right)\right\}, d= \pm I
\end{aligned}
$$

TM input $\rightarrow$ circuit constants;
AND circuit inputs are the choice bits; circuit is satisfiable iff $\exists$ seq of choices s.t. NTM accepts

## Correctness

Poly time reduction:
Given $\delta$, key subcircuit is fixed, size $\mathrm{O}(\mathrm{I})$. Calculate $\mathrm{n}=$ input length, $T=n^{k}$. Circuit has $O\left(T^{2}\right)=O\left(n^{2 k}\right)$ copies of that subcircuit, (plus some small tweaks at boundaries).
Circuit exactly reflects M's computation, given the choice sequence. So, if $M$ accepts input $x$, then there is a choice sequence s.t. circuit will output I, i.e., the circuit is satisfiable. Conversely, if the circuit is satisfiable, then any satisfying input constitutes a choice sequence leading $M$ to accept x .
Thus, Circuit-SAT is NP-complete.

## Circuit-SAT

$\left(w_{1} \Leftrightarrow\left(x_{1} \wedge x_{2}\right)\right) \wedge\left(w_{2} \Leftrightarrow\left(\neg w_{1}\right)\right) \wedge\left(w_{3} \Leftrightarrow\left(w_{2} v x_{1}\right)\right) \wedge w_{3}$
Replace with 3-CNF Equivalent:

| $\begin{gathered} \neg \text { clause } \\ \downarrow \\ \text { Truth Table } \end{gathered}$ | $\mathrm{x}_{1}$ | $\mathrm{x}_{2}$ | $\mathrm{w}_{1}$ | $\mathrm{x}_{1} \wedge \mathrm{x}_{2}$ | $\neg\left(w_{1} \Leftrightarrow\left(x_{1} \wedge x_{2}\right)\right)$ | $\leftarrow \neg x_{1} \wedge \neg x_{2} \wedge w_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 |  |
|  | 0 | 0 | 1 | 0 | 1 |  |
| $\downarrow$ | 0 | 1 | 0 | 0 | 0 | $\leftarrow \neg \mathrm{x}_{1} \wedge \mathrm{x}_{2} \wedge \mathrm{w}_{1}$ |
| DNF | 0 | 1 | 1 | 0 | 1 |  |
| $\downarrow$ | 1 | 0 | 0 | 0 | 0 |  |
| DeMorgan | 1 | 0 | 1 | 0 | 1 | $\leftarrow x_{1} \wedge \neg x_{2} \wedge w_{1}$ |
| CNF | 1 | 1 | 0 | 1 | 1 | $\leftarrow \mathrm{x}_{1} \wedge \mathrm{x}_{2} \wedge \neg \mathrm{w}_{1}$ |
|  | 1 | 1 | 1 | 1 | 0 |  |

Build truth table clause-by-clause vs whole formula, so $n * 2^{3}$ vs $2^{n}$ rows

## Correctness of "Circuit-SAT $\leq_{p} 3-S A T$ "

Summary of reduction: Given circuit, add variable for every gate's value, build clause for each gate, satisfiable iff gate value variable is appropriate logical function of its input variables, convert each to CNF via standard truth-table construction. Output conjunction of all, plus output variable. Note: as usual, does not know whether circuit or formula are satisfiable or not; does not try to find satisfying assignment.

## Correctness:

Show it's poly time computable: A key point is that formula size is linear in circuit size; mapping basically straightforward; details omitted.
Show $c$ in Circuit-SAT iff $f(c)$ in SAT:
$(\Rightarrow)$ Given an assignment to $x_{i}^{\prime}$ 's satisfying c , extend it to $\mathrm{w}_{\mathrm{i}}$ 's by evaluating the circuit on $x_{i}$ 's gate by gate. Show this satisfies $f(c)$.
$(\Leftarrow)$ Given an assignment to $x_{i}$ 's \& $w_{i}$ 's satisfying $f(c)$, show $x_{i}^{\prime}$ s satisfy $c$ (with gate values given by $\mathrm{w}_{\mathrm{i}}$ 's).
Thus, 3-SAT is NP-complete.

