
Lecture 25

As a supplement to Paul Beame's guest lecture, here are a few slides of mine on roughly the same topics. Again, this won't be exactly the same as what he did or as what's in the book, but hopefully another perspective will help clarify it all.


Boolean Circuits



Directed acyclic graph Vertices = Boolean logic gates (\land , \lor , \neg , ...) Multiple input bits ($x_1, x_2, ...$) Single output bit (w)

Gate values as expected (e.g. by induction on depth to x_i 's)

Boolean Circuits



Two Problems:

Circuit Value: given a circuit and an assignment of values to its inputs, is its output = I?

Circuit SAT: given a circuit, is there an assignment of values to its inputs such that output = 1?

Boolean Circuits and Complexity

Two Problems:

Circuit Value: given a circuit and an assignment of values to its inputs, is its output = I?

Circuit SAT: given a circuit, *is there* an assignment of values to its inputs such that output =1?

Complexity:


Circuit Value Problem is in P

Circuit SAT Problem is in NP


Given implementation of computers via Boolean circuits, it may be unsurprising that they are *complete* in P/NP, resp.

$\forall L \in P, L \leq_P CVP$

Let M be a I-tape, poly time TM. WLOG M accepts at left end of tape. "History" of M on input x:



Every cell in tableau is a simple, discrete function of 3 above it, e.g., if $\delta(q,c) = (q',e,-1)$:



Bool encoding of cell content; fixed circuit computes new cell; replicate it across tableau

Some Details


For $q \in Q$, $a \in \Gamma$, $I \leq i, j \leq T$, let

state(q,i,j) = I if M in state q at time i w/ head in tape cell j, and letter(a,i,j) = I if tape cell j holds letter a at time i.

 $\begin{aligned} & \text{writes}(i,j) = \bigvee_{q \in Q} \text{state}(q,i,j) & \text{write cell } i \text{ (@ step } j \\ & \text{letter}(b,i,j) = (\neg \text{writes}(i,j) \land b_{i-1,j}) \lor & \text{no head, no change} \\ & (\text{writes}(i,j) \land \bigvee_{(q,a)} \text{state}(q,i-1,j) \land \text{letter}(a,i-1,j)) & \text{or" configs writing "b"} \\ & \text{where the "or" is over } \{(q,a) \mid (-,b,-) = \delta(q,a)\} \\ & \text{state}(p,i,j) = \bigvee_{(q,a,d)} \text{state}(q,i-1,j-d) \land \text{letter}(a,i-1,j-d), & \text{"or" configs entering p} \\ & \text{where the "or" is over } \{(q,a,d) \mid (p,-,d) = \delta(q,a)\}, d = \pm 1 \\ & \text{Row 0: initial config; columns } -1,T+1: \text{ all false} \\ & \text{Output: state}(q_{\text{accept}},T,1) & \text{Again, not exactly the} \\ & \text{version in the book,} \\ & \text{how of inclusion of the state interval of$


but close in spirit...

Result is something vaguely like this:




Similarly: $\forall L \in NP$, $L \leq_P Circuit-SAT$

Let M be a I-tape, poly time NTM. WLOG M accepts at left end of tape. "History" of M on input x:



Every cell in tableau is a simple, discrete function of 3 above it, plus 1 ND choice bit; e.g., if $(q',e,L) \in \delta(q,c)$:



Bool encoding of cell content; fixed circuit computes new cell; replicate it across tableau

Some Details


Additionally, assume NTM has only 2 nondet choices at each step. For $q \in Q$, $a \in \Gamma, I \leq i, j \leq T$, state(q,i,j), letter(a,i,j) as before. Let choice(i) = 0/I define which ND choice M makes at step iThen, letter() and state() circuits change to incl choice, e.g.: state(p,i,j) = \neg choice(i-1) \land ($\bigvee_{(q,a,d)}$ state(q,i-1,j-d) \land letter(a,i-1,j-d)) \lor choice(i-1) $\land (\bigvee_{(q',a',d')} \text{state}(q',i-1,j-d') \land \text{letter}(a',i-1,j-d'))$, where the "ors" are over {(q,a,d) | (p,-,d) = δ (q, a, choice=0)}, $\{(q',a',d') \mid (p,-,d') = \delta(q', a', choice=1)\}, d = \pm 1$ *TM* input \rightarrow circuit constants; circuit inputs are the choice bits; AND circuit is satisfiable iff \exists seq of choices s.t. NTM accepts

Correctness

Poly time reduction:

- Given δ , key subcircuit is fixed, size O(I). Calculate n = input length, T = n^k. Circuit has O(T²) = O(n^{2k}) copies of that subcircuit, (plus some small tweaks at boundaries).
- Circuit *exactly* reflects M's computation, given the choice sequence. So, if M accepts input x, then there is a choice sequence s.t. circuit will output I, i.e., the circuit is satisfiable. Conversely, if the circuit is satisfiable, then any satisfying input constitutes a choice sequence leading M to accept x.

Thus, Circuit-SAT is NP-complete.



$\underbrace{(w_1 \Leftrightarrow (x_1 \land x_2)) \land (w_2 \Leftrightarrow (\neg w_1)) \land (w_3 \Leftrightarrow (w_2 \lor x_1)) \land w_3}_{\text{Replace with 3-CNF Equivalent:}}$

	×ı	x ₂	w _l	$x_1 \wedge x_2$	$\neg (w_1 \Leftrightarrow (x_1 \land x_2))$	
¬ clause	0	0	0	0	0	
↓ Truth Table	0	0	I	0	I	$\leftarrow \neg x_1 \land \neg x_2 \land w_1$
	0	I	0	0	0	
DNF	0	I	I	0	I	$\leftarrow \neg \mathbf{x}_1 \land \mathbf{x}_2 \land \mathbf{w}_1$
\downarrow	I	0	0	0	0	
DeMorgan	I	0	I	0	I	$\leftarrow \mathbf{x}_1 \land \neg \mathbf{x}_2 \land \mathbf{w}_1$
CNF	I	I	0	I	I	$\leftarrow x_1 \land x_2 \land \neg w_1$
	I	I	I	I	0	

 $f(\mathbf{x}_1 \lor \mathbf{x}_2 \lor \mathbf{w}_1) \land (\mathbf{x}_1 \lor \mathbf{w}_2 \lor \mathbf{w}_1) \land (\mathbf{x}_1 \lor \mathbf{w}_2 \lor \mathbf{w}_1) \land (\mathbf{x}_1 \lor \mathbf{w}_2 \lor \mathbf{w}_1) \land (\mathbf{x}_1 \lor \mathbf{w$

Build truth table clause-by-clause vs whole formula, so $n^{*}2^{3}$ vs 2^{n} rows

Correctness of "Circuit-SAT ≤_P 3-SAT"

Summary of reduction: Given circuit, add variable for every gate's value, build clause for each gate, satisfiable iff gate value variable is appropriate logical function of its input variables, convert each to CNF via standard truth-table construction. Output conjunction of all, plus output variable. Note: as usual, does not know whether circuit or formula are satisfiable or not; does not try to find satisfying assignment.

Correctness:

Show it's poly time computable: A key point is that formula size is linear in circuit size; mapping basically straightforward; details omitted.

Show c in Circuit-SAT iff f(c) in SAT:

(⇒) Given an assignment to x_i 's satisfying c, extend it to w_i 's by evaluating the circuit on x_i 's gate by gate. Show this satisfies f(c). (⇐) Given an assignment to x_i 's & w_i 's satisfying f(c), show x_i 's satisfy c (with gate values given by w_i 's).

Thus, 3-SAT is NP-complete.