







© 2005 Hank Levy








TLBs			Managing TLBs		
 Translation lookaside buffers translates virtual page #s into PTEs (not physical addrs) can be done in single machine cycle 			 Address translations are mostly handled by the TLB >99% of translations, but there are TLB misses occasionally in case of a miss, who places translations into the TLB? 		
 TLB is implemented in hardware is a fully associative cache (all entries searched in parallel) cache tags are virtual page numbers cache values are PTEs with PTE + offset, MMU can directly calculate the PA 			 Hardware (memory management unit, MMU) knows where page tables are in memory OS maintains them, HW access them directly tables have to be in HW-defined format this is how x86 works 		
 TLBs exploit locality processes only use a handful of pages at a time 16-48 entries in TLB is typical (64-192KB) can hold the "hot set" or "working set" of process hit rates in the TLB are therefore really important 			 Software loaded TLB (OS) TLB miss faults to OS, OS finds right PTE and loads TLB must be fast (but, 20-200 cycles typically) CPU ISA has instructions for TLB manipulation OS gets to pick the page table format 		
10/29/2008	© 2005 Hank Levy	7	10/29/2008	© 2005 Hank Levy	8





9


© 2005 Hank Levy


10/29/2008











· Memory-mapped files

- instead of using open, read, write, close
 "map" a file into a region of the virtual address space

 e.g., into region with base 'X'
 - accessing virtual address 'X+N' refers to offset 'N' in file
 - initially, all pages in mapped region marked as invalid
- OS reads a page from file whenever invalid page accessed
- OS writes a page to file when evicted from physical memory
 only necessary if page is dirty

© 2005 Hank Levy

14

10/29/2008

4