
Misc.


- q Card Key Access...See Kathleen Goforth
- q Mail Archive...working on it...are you getting my messeges?
- q Why do we connect the speaker to 5V instead of ground?
- **q** Frequency range ... what did you discover?
- q Debugger shows you elapsed simulation time, can set watch variables, etc, etc. Learn more about the debugger!
- q Speaker power

Simple Princeton Architecture



Analysis

- g Bottleneck into and out of memory for data and code
- Q Use of critical 8-bit address space (256) for memory mapped I/O and special function registers (timers and their controllers, interrupt controllers, serial port buffers, stack pointers, PC, etc). For example, the Motorola 6805 processor has only 187 RAM locations.
- q But, easy to program and debug. Compiler is simple too.



8051: Modified Harvard Architecture

8051 Memory Architecture

q Advantages

Simultaneous access to Program and Data store

Register banks great for avoiding context switching on interrupt and for code compression

8-bit address space extended to 256+128 = 384 registers by distinguishing between direct and indirect addressing for upper 128 bytes. Good for code compression

Bit addressable great for managing status flags

q Disadvantage

A little bit confusing, with potential for errors.

Segments control address space...same in C

NAME	example	what would you add to		
PROG	SEGMENT CODE	include an interrupt routine?		
CONST VAR1	SEGMENT CODE SEGMENT DATA	CSEG AT 0BH		
BITVAR STACK	SEGMENT BIT SEGMENT IDATA	<code></code>		
flag: ih: il:	RSEG BITVAR DBIT 1 RSEG VAR1 DS 1 DS 1	rti ; relocatable segment ; single bit variables ; relocatable segment ; integer i is two bytes		
	RSEG STACK DS 10H CSEG AT 0 JMP START	; relocatable segment ; 16 Bytes ; absolute segment ; Execution starts here on reset.		
START:	RSEG PROG MOV SP,#STACK-1 MOV PSW,#00 ;rest of main program he	; relocatable segment ; first set Stack Pointer ; use register bank O ere		

Instruction Execution

- 6 States/Machine Cycle, 2 Osc. Cycles/State = 12 Cycles/Machine Cycle Most instructions are 1 machine cycle, some are 2 or more
- q Can make two ROM accesses in on memory cycle (two byte/one cycle instructions, such as ADD A,#10H.

ALE – address latch enable, used when referencing external memory which can happen twice per machine cycle.

q Its a Micro-coded CISC processor (sort of an old architecture)

q Interesting features

a

No Zero flag (test accumulator instead) Bit operations, Bit accessible RAM Read Modify Write operations (ports) Register to Register Moves Multiply and Divide operations (many 8-bit MCU's don't have these) Byte and Register Exchange operations Register banks Data pointer registers Addressing Modes (careful when using upper 128 bytes of RAM) BCD oriented instructions


Assembly Programming

- q Declare Segments and Segment types
 - Segments define what address space you are in.
 - Assembler converts to machine code, with relocatable segments.
 - Linker perform absolute code location

q Segments

- DATA -- Internal Data Address Space (0-7F direct or indirect)
- IDATA -- Indirect Data Address Space (80-FF for stack, arrays)
 - Address is in R0 or R1
- BIT Bit addressable RAM space
- XDATA -- External Data Address Space
- CODE Internal or external code space
- CONST Internal or external code space
- q Example Assembly Program





Look for overflow in C – difficult to do

```
unsigned char i;
void main (void) {
  register unsigned int tmp;
  while (1) {
        P1^= 0x01;
        i = 0;
        do {
            tmp = i;
            i += P2;
        } while (tmp < i);
    }
}
```

Note i is global and tmp is local. What happens to local variables? How are registers used? What happens in a subroutine call? refer to C51 Manual in Keil (under the books tab, lower left)

Optmized Compiler Result

; FUNCTION main (BEGIN) ?C0001: XRL P1,#01H CLR A R MOV i,A ?C0005: MOV R7,i MOV R6,#00H MOV A,P2 ADD A,i MOV i,A MOV R5,A CLR C MOV **A,R7** SUBB A,R5 MOV **A,R6** SUBB A,#00H JC **?C0005** SJMP ?C0001

Now in Assembly

NAME PUBLIC PUBLIC	Lab1_00sp il ih		F PROG set Stack Po MOV SP,#S	ointer TACK-1		
PROG ;CONST VAR1 BITVAR STACK	SEGMENT CODE SEGMENT CODE SEGMENT DATA SEGMENT BIT SEGMENT IDATA	LOOP1:	MOV PSW,# CLR flag SETB flag CLR C MOV A,il ADD A,P2 MOV il,A	<pre>; just for show ; just for show ; Clear carry ; get low byte</pre>		
flag: ih: il:	RSEG BITVAR DBIT 1 RSEG VAR1 DS 1 DS 1		JNC LOOP1 INC ih MOV A,ih JNZ LOOP1 XRL P1,#0	; increment hi byte ; check if zero ;		
		Bytes	SJMP LOOP1 END			
CSEG AT 0 USING 0 ; Register-Bank 0 ; Execution starts at address 0 on power-up. JMP START						

Embedded Hardware

q Microcontrollers

Smallest: PIC 8-Pin (8-bit) <u>PIC 8-pin Microcontroller</u> Middle: 6805 (8 bit) <u>Example Flash Based 8051</u> Many 16-bit DSP Microcontrollers § HW support for MAC, Filter Algorithms High End: StrongArm (32 bit) <u>Intel</u> Compare to pentium

q External memory

Data Address Multiplexing

Memory Mapped I/O - talking to external devices

q Typical Devices

Resistive Sensors (Strain, Temp, Gas, etc.) Motion sensors (accelerometer) Valve Motor (Stepper, DC, Servo)\ Speaker LCD Display LED

Latches


Gas Sensors

Reset processor 1ms after powerup


q $1ms = 1/32 sec \sim 31ms$

what is the waveform on RST?


q Let R = 10K, so $C = .031/10K = 3.1 \mu F$



An output port



What's Inside the Buffer?



This device always "drives" either high or low.

Current is a function of pin voltage

Never High Impedence 'Z'

Note: this one inverts the signal, but its just an example...