Verilog while/repeat/forever

• while (expression) statement

  • execute statement while expression is true

• repeat (expression) statement

  • execute statement a fixed number of times

• forever statement

  • execute statement forever

Previous slide

Next slide

Back to first slide

View graphic version