

Xilinx AFX Board pinouts—1/21/03-- HWLAB




Figure 7: BG560 Pin Function Diagram

Pinout Diagrams

The following diagrams, [CS144 Pin Function Diagram, page 17](#) through [FG680 Pin Function Diagram, page 27](#), illustrate the locations of special-purpose pins on Virtex FPGAs. [Table 5](#) lists the symbols used in these diagrams. The diagrams also show I/O-bank boundaries.

Table 5: Pinout Diagram Symbols

Symbol	Pin Function
*	General I/O
*	Device-dependent general I/O, n/c on smaller devices
V	V _{CCINT}
v	Device-dependent V _{CCINT} . n/c on smaller devices
O	V _{CCO}
R	V _{REF}
r	Device-dependent V _{REF} . remains I/O on smaller devices
G	Ground
⓪, 1, 2, 3	Global Clocks

Table 5: Pinout Diagram Symbols (Continued)

Symbol	Pin Function
⓪, ①, ②	M0, M1, M2
⓪, ①, ②, ③, ④, ⑤, ⑥, ⑦	D0/DIN, D1, D2, D3, D4, D5, D6, D7
B	DOUT/BUSY
D	DONE
P	PROGRAM
I	INIT
K	CCLK
W	WRITE
S	CS
T	Boundary-scan Test Access Port
+	Temperature diode, anode
-	Temperature diode, cathode
n	No connect

Rows AJ, AK, AL, AM, and AN are accessible via the black plug-strips in front of the FPGA.