


Origin of FPGAs

ADAPTED FROM:

The Design Warrior's Guide to FPGAs
 Devices, Tools, and Flows. ISBN 0750676043
 Copyright © 2004 Mentor Graphics Corp.
 (www.mentor.com)


Unprogrammed PROM



CSE467

4


Technology timeline



CSE467

2


Some Combinational Logic



CSE467

5


Programmable Logic Devices



CSE467







3







Programmed PROM






CSE467

6









Summary of Programming Technologies

Feature	SRAM	Antifuse	E2PROM / FLASH
Technology node	State-of-the-art	One or more generations behind	One or more generations behind
Reprogrammable	Yes (in system)	No	Yes (in-system or offline)
Reprogramming speed (inc. erasing)	Fast	----	3x slower than SRAM
Volatile (must be programmed on power-up)	Yes	No	No (but can be if required)
Requires external configuration file	Yes	No	No
Good for prototyping	Yes (very good)	No	Yes (reasonable)
Instant-on	No	Yes	Yes
IP Security	Acceptable (especially when using bitstream encryption)	Very Good	Very Good
Size of configuration cell	Large (six transistors)	Very small	Medium-small (two transistors)
Power consumption	Medium	Low	Medium
Rad Hard	No	Yes	Not really

CSE467 23



Function and Table

Required function

$y = (a \& b) | c$

Truth table

a	b	c	y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

CSE467 25

A Multifaceted LUT

CSE467 28

Transmission-based LUT

SRAM cells

Transmission gate (active low)

Transmission gate (active high)

c b a

y

CSE467 26

Xilinx Logic Cell

a b c d

e

clock

clock enable

set/reset

16-bit SR

16x1 RAM

4-input LUT

mux

flip-flop

y

q

CSE467 29

Configuration cells linked in a chain

From the previous cell in the chain

SRAM cells

To the next cell in the chain

CSE467 27

Xilinx slice

Slice

Logic Cell (LC)

16-bit SR

16x1 RAM

4-input LUT

LUT

MUX

REG

Logic Cell (LC)

16-bit SR

16x1 RAM

4-input LUT

LUT

MUX

REG

CSE467 30

