More Verilog

- Registers
 - Counters
 - Shift registers
- Delayed assignments
- Test Fixtures

8-bit Register with Synchronous Reset module reg8 (reset, CLK, D, Q); input input CLK; input [7:0] D; output [7:0] Q; reg [7:0] Q; always @ (posedge CLK) if (reset) Q = 0; else Q = D;

Verilog - 2

N-bit Register with Asynchronous Reset

```
module regN (reset, CLK, D, Q);
input reset;
input CLK;
parameter N = 8;
input [N-1:0] D;
output [N-1:0] Q;
reg [N-1:0] Q;
                          // Allow N to be changed
    always @(posedge CLK or posedge reset)
       if (reset)
Q = 0;
       else if (CLK == 1)
         0 = D:
               // reqN
endmodule
```

Verilog - 3

Shift Register Example

endmodule // reg8

```
// 8-bit register can be cleared, loaded, shifted left // Retains value if no control signal is asserted
module shiftReg (CLK, clr, shift, ld, Din, SI, Dout);
input CLK;
input clr; // clear register
                                 // clear register
                                    // clear register
// shift
// load register from Din
// Data input for load
// Input bit to shift in
                    shift;
input ld;
input [7:0] Din;
input SI;
// shiftReg
endmodule
```

Blocking and Non-Blocking Assignments

- Blocking assignments (Q = A)
 - variable is assigned immediately before continuing to next statement
 new variable value is used by subsequent statements
- Non-blocking assignments (Q <= A)
 variable is assigned only after all statements already scheduled are executed
 - value to be assigned is computed here but saved for later
 - usual use: register assignment
 - registers simultaneously take their new values after the clock tick
- Example: swap

```
always @ (posedge CLK)
begin
A <= B;
B <= A;
end
always @ (posedge CLK)
     begin

temp = B;

B = A;

A = temp;

end
               Verilog - 5
```

Swap (continued)

- The real problem is parallel blocks
 - one of the blocks is executed first
 - previous value of variable is lost

```
always \emptyset (posedge CLK) always \emptyset (posedge CLK) begin begin begin B = A; end end
```

- Use delayed assignment to fix this
 - both blocks are scheduled by posedge CLK

```
\begin{array}{lll} \text{always @(posedge CLK)} & \text{always @(posedge CLK)} \\ \text{begin} & \text{begin} \\ \text{A <= B;} & \text{B <= A;} \\ \text{end} & \text{ed} \end{array}
```

Verilog - 6

Non-Blocking Assignment

- Non-blocking assignment is also known as an RTL assignment
 - if used in an always block triggered by a clock edge
 - mimic register-transfer-level semantics all flip-flops change together
- My rule: ALWAYS use <= in sequential (posedge clk) blocks

```
// this implements a shift register
always @(posedge clk)
begin
    {D, C, B} = {C, B, A};
end
                                                         // this implements a shift register always @(posedge clk)
begin
begin
C <= B;
D <= C;
end
                                                       Verilog - 7
```


Counter Example

- Simple components with a register and extra computation
 - Customized interface and behavior, e.g.
 - counters
 - shift registers

```
// 8-bit counter with clear and count enable controls
module count8 (CLK, clr, cntEn, Dout);
input CLK;
input clr: // clear counter
input clr;
input clr;
input cntEn;
output [7:0] Dout;
reg [7:0] Dout;
                                           // clear counter
                                               // enable count
// counter value
   endmodule
                                            Verilog - 8
```

Finite State Machines

Recall FSM model




- Recommended FSM implementation style
 - Implement combinational logic using a one always block
 - Implement an explicit state register using a second always block

Verilog - 9

Verilog FSM - Reduce 1s example

Change the first 1 to 0 in each string of 1's Example Moore machine implemenation

```
// State assignment
parameter zero = 0, one1 = 1, two1s = 2;
module reduce (clk, reset, in, out);
input clk, reset, in;
output out;
reg out;
reg [1:0] state; // state register
reg [1:0] next_state;
```



Verilog - 10

Moore Verilog FSM (cont'd)

```
crucial to include
                                           all signals that are
                                          input to state and
output equations
   twols: begin // we've seen at least 2 ones
  out = 1;
  if (in) next_state = twols;
end
    // Don't need case default because of default assignments
```

Verilog - 11

Mealy Verilog FSM for Reduce-1s example

```
module reduce (clk, reset, in, out);
input clk, reset, in;
output out;
                                                                                                                                                       zero
[0]
    reg out;
reg state; // stat
reg next_state;
parameter zero = 0, one = 1;
                                                                                                                                                             1/0
     one1
[0]
    else state = next_state;

always @(in or state)

out = 0;

next_state = zero;

case (sete)

set (sete)

set (in) next_state = one;

end

one: // we've seen one 1

if (in) begin

next_state = one; out = 1;

end

endcase

end

endcase

endmodule
```


Restricted FSM Implementation Style

- Mealy machine requires two always blocks
 - register needs posedge CLK block
 - input to output needs combinational block
- Moore machine can be done with one always block
 - e.g. simple counter
 - Not a good idea for general FSMs
 Can be very confusing (see example)
- Moore outputs
 - Share with state register, use suitable state encoding

Verilog - 13

Single-always Moore Machine (Not Recommended!)

```
module reduce (clk, reset, in, out);
input clk, reset, in;
output out;
reg out;
reg [1:0] state; // state register
parameter zero = 0, onel = 1, twols = 2;
```



Verilog - 14

Single-always Moore Machine (Not Recommended!)

```
always @ (posedge clk)
case (state)
xero: begin
yet to the 0;
else state = reco;
end
onel;
else state = two1s;
out = 1;
end else begin
state = two1s;
out = 0;
end else begin
state = two1s;
out = 1;
end else begin
state = two1s;
out = 0;
end
default: begin
state = zero;
out = 0;
end
default: begin
state = zero;
out = 0;
end
default: begin
state = zero;
out = 0;
end
default: begin
state = zero;
out = 0;
end
end
default: begin
state = zero;
out = 0;
end
end
default: begin
state = zero;
out = 0;
end
end
default: begin
state = zero;
out = 0;
end
end
default: begin
state = zero;
out = 0;
end
end
default: begin
state = zero;
out = 0;
end
end
default: begin
state = zero;
out = 0;
```

Delays

- Delays are used for simulation only
 - Delays are useful for modeling time behavior of circuit
 - Synthesis ignores delay numbers
 - If your simulation relies on delays, your synthesized circuit will probably not work
- #10 inserts a delay of 10 time units in the simulation

module and_gate (out, in1, in2);
input in1, in2;
output out;
assign #10 out = in1 & in2;
endmodule

Verilog - 16

Verilog Propagation Delay

May write things differently for finer control of delays

```
assign #5 c = a | b;
assign #4 {Cout, S} = Cin + A + B;
always @ (A or B or Cin)
    #4 S = A + B + Cin;
    #2 Cout = (A & B) | (B & Cin) | (A & Cin);

assign #3 zero = (sum == 0) ? 1 : 0;
always @ (sum)
    if (sum == 0)
        #6 zero = 1;
else
    #3 zero = 0;
```

Initial Blocks

- Like always blocks
 - execute once at the very beginning of simulation
 - not synthesizeable
 - use reset instead

Verilog - 18

Tri-State Buffers

- · 'Z' value is the tri-stated value
- This example implements tri-state drivers driving BusOut

```
module tstate (EnA, EnB, BusA, BusB, BusOut);
input EnA, EnB;
input [7:0] BusA, BusB;
output [7:0] BusOut;

assign BusOut = EnA ? BusA : 8'bZ;
assign BusOut = EnB ? BusB : 8'bZ;
endmodule
```

Verilog - 19

Test Fixtures Provides clock Provides test vectors/checks results test vectors and results are precomputed usually read vectors from file Models system environment Complex program that simulates external environment Test fixture can all the language features initial, delays, read/write files, etc.


```
Verilog Clocks

• Another clock generator

module clock_gen (masterclk);

define PERIOD = 10;

output masterclk;

reg masterclk;

initial masterclk = 0;

always begin

# PERIOD/2

masterclk = ~masterclk;

end

endmodule

Verilog-22
```

```
Simulation Driver
module stimulus (a, b);
  parameter delay = 10;
   output
                  a, b;
                                   2-bit vector
   reg [1:0]
                  cnt; -
  initial begin _
                               initial block executed
    cnt = 0;
                               only once at start of simulation
    repeat (4) begin
      #delay cnt = cnt + 1;
     end
                                     directive to stop
     #delay $finish; —
                                     simulation
   end
                                 bundles two signals
   assign {a, b} = cnt;
                                into a vector
endmodule
```

Test Vectors

```
module testData(clk, reset, data);
input clk;
output reset, data;
reg [1:0] testVector [100:0];
reg reset, data;
integer count;
   initial begin
    $readmemb("data.b", testVector);
    count = 0;
   { reset, data } = testVector[0]; end
   always @(posedge clk) begin
  count = count + 1;
  #1 { reset, data } = testVector[count];
end
endmodule
```

Verilog - 25

Verilog Simulation

- Interpreted vs. compiled simulation
 - performance of the simulation
- Level of simulation
 - accuracy of the model
- Relationship to synthesis
 - can all that can be simulated be synthesized?

Intepreted vs. Compiled Simulation

- Interpreted
 - data structures constructed from input file
 - simulator walks data structures and decided when something occurs
 - basic algorithm:
 - take an event from queue, evaluate all modules sensitive to that event, place new events on queue, repeat
- Compiled
 - input file is translated into code that is compiled/linked with kernel
 - basic algorithm:
 - same as above
 - except that now functions associated with elements are simply executed and directly place events on queue overhead of compilation must be amortized over total simulation time and its harder to make changes need dynamic linking

Verilog - 27

Simulation Level

- Flectrical
 - solve differential equations for all devices simultaneously to determine precise analog shape of waveforms
- Transistor
 - model individual transistors as switches this can be close to electrical simulation if restricted to digital circuits
- Gate
 - use abstraction of Boolean algebra to view gates as black-boxes if only interested in digital values and delay
- Cycle or register-transfer
 - determine correct values only at clock edges, ignore gate delays if interested only in proper logical behavior of detailed implementation
- Functional (or behavioral) level
 - no interest in internal details of circuit implementation (just a program)

Verilog - 28

Simulation Time and Event Queues

- - changes in signal values are "events" placed on the queue
 - queue is a list of changes to propagate
 - priority queue of pending events based on time of occurrence
 - multiple events on same signal can be on queue
- Time
 - advanced whenever an event is taken off the queue
 - advance to time of event
 - parallel activities are implicitly interleaved
 - what do we do about events with zero delay?

Verilog - 29

Verilog Time

- All computations happen in zero time unless there are explicit delays or waits in the code
 - #delay blocks execution until that much time has passed
 - event placed on gueue to wake up block at that time
 - @ or wait waits for an event, e.g., @(posedge clk) and wait(x==0)
 - nothing happens until that event is taken off the queue When an event is removed from the queue, all the blocks sensitive to it are evaluated in parallel and advance to their next blocking point
- Time advances as long as there are events to process
 - infinite loops are easy to write
 - use explicit \$finish

(delay/wait)

use specified number of clock periods

Inertial and Transport Delays

- Inertial Delay
 - #3 X = A;
 - ${\color{red} \bullet}$ Wait 3 time units, then assign value of A to X
 - The usual way delay is used in simulation
 - models logic delay reasonably
- Transport Delay
 - X <= #3 A;
 - Current value of A is assigned to X, after 3 time units
 Better model for transmission lines and high-speed logic

A few requirements for CSE467...

- Draw data-flow diagrams
 - Algorithm ⇒ dataflow ⇒ datapath and control
 - Then instance Verilog modules into Xilinx schematics
- Draw state diagrams
 - · And do the state encoding
 - One-hot
 - Simplifies combinational logic (reduces # of inputs)
 More CLBs for state, but less for logic
 Output based ⇒ use same bits for outputs and state
 - - Don't need CLBs to decode output from state
- Modularize your designs