

## Today's Pipelines

---

Major parts of the **microarchitecture** (hardware organization)

- instruction fetch & branch prediction
- decode, register dependence analysis
- register read & instruction issue/dispatch
- integer, floating point & memory access instruction execution
- instruction reorder & commit

## 2164 Instruction Unit Pipeline

---

### Fetch & issue

- instruction fetch, decode, issue
- branch handling
- instruction prefetching
- hazard detection, forward or stall
- interrupt handling

**S0:** instruction fetch  
branch prediction bits read

**S1:** opcode decode  
target address calculation  
if predict taken, redirect the fetch  
instruction TLB check

**S2:** instruction slotting: decide which of the next 4  
instructions can be issued

- intra-cycle structural hazard check
- intra-cycle data hazard check

**S3:** instruction dispatch

- inter-cycle load-use & WAW data hazard checks
- inter-cycle structural hazard check
- register read


## 21164 Integer Pipeline

**Execute** (2 pipelines)

- also a 9-stage FP pipeline
- S4**: integer execution  
effective address calculation
- S5**: conditional move & branch execution  
data cache access
- S6**: register write


## UltraSPARC-1

**Integrated integer & (partial) floating point pipeline**



## UltraSPARC-3

---



## UltraSPARC-3

---

