

















Interleaving (introducing parallelism at the DRAM level)

- Memory is organized in banks
- Bank *i* stores all words at address *j modulo i*
- All banks can read a word in parallel
- Ideally, number of banks should match (or be a multiple of) the L2 block size (in words)
- Bus does not need to be wider (buffer in the DRAM bank)
- Writes to individual banks for different addresses can proceed without waiting for the preceding write to finish (great for write-through caches)

CSE 586 Spring 00

29

















