





- Cycle time of SRAM 10 to 20 times faster than DRAM
- For same technology, capacity of DRAM 5 to 10 times that of SRAM
- Hence
 - Main memory is DRAM
 - On-chip caches are SRAM
 - Off-chip caches (it depends)
- · DRAM growth
 - Capacity: Factor of 4 every 3 years (60% per year)
 - Cycle time. Improvement of 20% per generation (7% per year)

Main Mem.. CSE 471 Autumn 01

5





- · Memory is organized in banks
- Bank i stores all words at address j modulo i
- · All banks can read a word in parallel
- Ideally, number of banks should match (or be a multiple of) the L2 block size (in words)
- Bus does not need to be wider (buffer in the DRAM bank)
- · Writes to individual banks for different addresses can proceed without waiting for the preceding write to finish (great for write-through caches)

Main Mem., CSE 471 Autumn 01



Limitations of Interleaving (sequential access)

- Number of banks limited by increasing chip capacity With 1M x 1 bit chips, it takes 64 x 8 = 512 chips to get 64 MB (easy to put 16 banks of 32 chips)

 - With 16 M x 1 chips, it takes only 32 chips (only one bank)
 - More parallelism in using 4M x 4 chips (32 chips in 4 banks)
- In the N * m (N number of MB, m width of bits out of each chip) m is limited by electronic constraints to about 8 or maybe 16.

Main Mem. CSE 471 Autumn 01

9









Main Mem., CSE 471 Autumn 01





