Control Hazard Review

The nub of the problem:
- In what pipeline stage does the processor fetch the next instruction?
- If that instruction is a conditional branch, when does the processor know whether the conditional branch is taken (execute code at the target address) or not taken (execute the sequential code)?
- What is the difference in cycles between them?

The cost of stalling until you know whether to branch
- number of cycles in between * branch frequency = the contribution to CPI due to branches

Predict the branch outcome to avoid stalling

Branch Prediction Review

Branch prediction:
- Resolve a branch hazard by predicting which path will be taken
- Proceed under that assumption
- Flush the wrong-path instructions from the pipeline & fetch the right path if wrong

Branch Prediction Review

***Dynamic* branch prediction:**
- the prediction changes as program behavior changes
- branch prediction implemented in hardware
- common algorithm:
  - predict the branch **taken** if branched the last time
  - predict the branch **not-taken** if didn't branch the last time

Alternative: **static branch prediction**
- compiler-determined prediction
- fixed for the life of the program
- an algorithm?

Branch Prediction Review

Performance improvement depends on:
- how soon you can check the prediction
- whether the prediction is correct
  (here's most of the innovation)

Branch Prediction Buffer

Branch prediction buffer

- small memory indexed by the lower bits of the address of a branch instruction during the fetch stage
- contains a prediction
  (which path the last branch to index to this BPB location took)
- do what the prediction says to do
- if the prediction is **taken** & it is **correct**
  - only incur a one-cycle penalty – why?
- if the prediction is **not taken** & it is **correct**
  - incur no penalty – why?
- if the prediction is **incorrect**
  - change the prediction
  - also flush the pipeline – why?
 - penalty is the same as if there were no branch prediction – why?

Two-bit Prediction

A single prediction bit does not work well with loops
- mispredicts the first & last iterations of a nested loop

Two-bit branch prediction for loops
- Algorithm: have to be wrong twice before the prediction is changed

Two-bit Prediction

Works well when branches predominantly go in one direction

- Why? A second check is made to make sure that a short & temporary change of direction does not change the prediction away from the dominant direction

What pattern is bad for two-bit branch prediction?

Two-bit Prediction

Often implemented as a table (a prediction buffer) of 2-bit **saturating counters**

- increase on a taken branch, not greater than 3
- decrease on a not-taken branch, not less than 0
- most significant bit is the prediction

Indexed by the low-order bits of the PC

- prediction improves with table size -- why?

Could also be bits/counters associated with each cache line

Is Branch Prediction is More Important Today?

Think about:

- Is the number of branches in code changing?
- Is the number of branches being executed changing?
- Is the misprediction penalty changing?
- Is it getting harder to predict branch outcomes?
- Is modern hardware design changing the frequency of branches?

Branch Prediction is More Important Today

Conditional branches still comprise about 20% of instructions

Correct predictions are more important today – why?

- **pipelines deeper**
  branch not resolved until more cycles from fetching
  therefore the **misprediction penalty** greater
  - cycle times smaller: more emphasis on throughput (performance)
  - more functionality between fetch & execute
- **multiple instruction issue** (superscalars & VLIW)
  branch occurs almost every cycle
  - flushing & refetching more instructions
- **object-oriented programming**
  more indirect branches which harder to predict
- **dual of Amdahl's Law**
  other forms of pipeline stalling are being addressed so the portion of CPI due to branch delays is relatively larger

All this means that the potential stalling due to branches is greater!

Branch Prediction is More Important Today

On the other hand,

- chips are denser so we can consider sophisticated HW solutions
- hardware cost is small compared to the performance gain

Directions in Branch Prediction

1: Improve the prediction
- Correlating branch predictor (Pentium Pro, Pentium III)
- hybrid local/global branch predictor (Alpha 21264)
- confidence predictor

2: Determine the target earlier
- branch target buffer (Pentium Pro, IA-64 Itanium)
- next address in I-cache (Alpha 21264, UltraSPARC)
- return address stack (Alpha 21264, IA-64 Itanium, MIPS R10000, Pentium Pro, UltraSPARC-3)

3: Reduce misprediction penalty
- fetch both instruction streams (IBM mainframes, SuperSPARC)

4: Eliminate the branch
- predicated execution (IA-64 Itanium, Alpha 21264)

1: Correlating Predictor

The rationale:
- having the prediction depend on the outcome of only 1 branch might produce bad predictions
- some branch outcomes are correlated

    example: same condition variable

    ```
    if (d==0)
    ...
    if (d!=0)
    ```

    example: related condition variable

    ```
    if (d==0)
        b=1;
    if (b==1)
    ```

1: Correlating Predictor

another example: related condition variables

```
if (x==2)          /* branch 1 */
    x=0;
if (y==2)          /* branch 2 */
    y=0;
if (x!=y)          /* branch 3 */
    do this; else do that;
```

- if branches 1 & 2 are taken, branch 3 is not taken

⇒ use a **history of the past m branches**
        represents a path through the program
    (but still n bits of prediction)

1: Correlating Predictor

General idea of correlating branch prediction:

- put the global branch history in a **global history register**
  - global history is a **shift register**: shift left in the new branch outcome
- use its value to access a **pattern history table (PHT)** of 2-bit saturating counters

PHT
2^m entries of 2-bit counters

Global history register
of last m branches executed
(t = 1, nt = 0)

| nt | nt | nt | t | t |

1: Correlating Predictor

Organization in the book:

shared PHT

branch address
(3 bits)

the prediction

11

11

global branch
history
(2 bits)

- Access a row in the "shared" PHT with the low-order bits of branch address
- Choose which PHT with the global branch history
- Contents is the prediction

1: Correlating Predictor

Can be a linear buffer

- Concatenate the global history with the low-order bits from the branch address
- XOR branch address & global history bits
  - called **gshare**
  - more accuracy with same bits or equivalent accuracy with fewer bits

---

1: Correlating Predictor

Predictor classification (the book's simple version)

- (m,n) predictors
  - m = history bits, number of branches in the history
  - n = prediction bits
- (   ) = 1-bit branch prediction buffer
- (   ) = 2-bit branch prediction buffer
- (   ) = first picture
- (   ) = book picture
- (   ) = Pentium Pro scheme

1: Correlating Predictor

Many implementation variations
- number of history registers
  - 1 history register for all branches (global)
  - table of history registers, 1 for each branch (private)
  - table of history registers, each shared by several branches (shared)
- history length (size of history registers)
- number of PHTs
- What is the trade-off?

1: Tournament Predictor

Combine branch predictors
- local, per-branch prediction, accessed by the PC
- correlating prediction based on the last m branches, assessed by the global history
- indicator of which has been the best predictor for this branch
  - 2-bit counter: increase for one, decrease for the other
- Compaq Alpha 21264
- ~5% misprediction on SPEC95
- 2% of die

1: Confidence Predictors

Indicates of how confident you are of the prediction
- if very confident, then follow the prediction
- if not confident, then stall

An implementation:
- a counter which is increased when a prediction is correct and cleared when it is wrong
- the higher the value, the more confident you can be of the prediction
- pick a threshold value for following the prediction

---

2: Branch Target Buffer (BTB)

Cache that stores: the PCs of branches *(tag)*
the predicted target address *(data)*
branch prediction bits *(data)*

Accessed by PC address in fetch stage
if hit: address was for *this* branch instruction
fetch the target instruction if prediction bits say taken

No branch delay if: branch found in BTB
prediction is correct
(assume BTB update is done in the next cycles)

2: Return Address Stack

The **bad** news:
- indirect jumps are hard to predict
- registers are accessed several stages after fetch

The **good** news: most indirect jumps (85%) are returns
- optimize for the common case

Return address stack
- provides the return target early
- return address pushed on a call, popped on a return
- best for procedures that are called from multiple call sites
  - BTB would predict address of the return from the last call
- if "big enough", can predict returns perfectly
  - these days 1-32 entries

3: Fetch Both Targets

Fetch target & fall-through code
- reduces the misprediction penalty
- but requires lots of I-cache bandwidth
  - a dual-ported instruction cache
  - requires independent bank accessing
  - wide cache-to-pipeline buses

4: Predicated Execution

Many instructions are executed conditionally
- set a condition
- test the condition & execute the instruction if the condition is true
- if the condition is false, don't write the instruction's result in the register file (disable the register write signal)
- i.e., instruction execution is *predicated* on the condition

Replaces conditional branch (expensive if mispredicted)
- changes a **control hazard** to a **data hazard**

Fetching both paths

---

4 Predicated Execution

Example:

without predicated execution

```
    lw      R1,40(R2)            add     R3,R4,R5
    (empty)                      add     R6,R3,R7
    beqz    R10,Label            (empty)
    lw      R8,0(R10)            (empty)
    lw      R9,0(R8)             (empty)
```

with predicated execution

```
    lw      R1,40(R2)            add     R3,R4,R5
    lwc     R8,0(R10),R10        add     R6,R3,R7
    beqz    R10,Label            (empty)
    lw      R9,0(R8)             (empty)
```

4 Predicated Execution

Advantages of predicated execution

+ no branch hazard

especially good for hard to predict branches & sophisticated pipelines

+ creates straightline code; therefore better prefetching of instructions

prefetching = fetch instructions before you need them to hide I-cache miss latency

+ more independent instructions, therefore better code scheduling

not dependent on a branch, just a condition set

---

4 Predicated Execution

Disadvantages of predicated execution

- instructions on both paths are executed, overusing hardware resources if they are not idle
- best for short code sequences
- may be hard to add predicated instructions to an existing instruction set
- additional register pressure
- complex conditions if nested loops (predicated instructions may depend on multiple conditions)
- instructions cannot generate exceptions if the predicate is false, because you might not execute that path
- good branch prediction might get the same effect

Today's Branch Prediction Strategy

Static and dynamic branch prediction work together
Predicting
- correlating
  - Pentium III (512 entries, 2-bit)
  - Pentium Pro (4 history bits)
- gshare
  - MIPS R12000 (2K entries, 11 bits of PC, 8 bits of history)
  - UltraSPARC-3 (16K entries, 14 bits of PC, 12 bits of history)
- tournament
  - Alpha 21264 had a combination of local (1K entries, 10 history bits) & global (4K entries) predictors
- 2 bits/every 2 instructions in the I-cache (UltraSPARC-1)

Today's Branch Prediction Strategy

BTB
- 512 entries, 4-way set associative (Pentium Pro)
- 32 entries, 2-way set associative (**?**)
- no BTB; target address is calculated (MIPS R10000, UltraSPARC-3)
- next address every 4 instructions in the I-cache (Alpha 21264)
  - "address" = I-cache entry & set

Today's Branch Prediction Strategy

Return address stack
- Alpha 21264, R10000, Pentium Pro, UltraSPARC-3

Predicated execution
- Alpha, MIPS, PowerPC, SPARC (conditional move)
- IA-64: Itanium (full predication)

Calculating the Cost of Branches

Factors to consider:
- branch frequency (every 4-6 instructions)
- correct prediction rate
  - 1 bit: ~ 80% to 85%
  - 2 bit: ~ high 80s to 90%
  - correlated branch prediction: ~ 95%
- misprediction penalty
  Alpha 21164: 5 cycles; 21264: 7 cycles
  UltraSPARC 1: 4 cycles
  Pentium Pro: at least 9 cycles, 15 on average
  - then have to multiply by the instruction width
- or misfetch penalty
  have the correct prediction but not know the target address
  yet (may also apply to unconditional branches)

Calculating the Cost of Branches

What is the probability that a branch is taken?

Given:

- 20% of branches are unconditional branches
- of conditional branches,
  - 66% branch forward & are evenly split between taken & not taken
  - the rest branch backwards & are almost always taken

Calculating the Cost of Branches

What is the contribution to CPI of conditional branch stalls, given:

- 15% branch frequency
- a BTB for conditional branches only with a
  - 10% miss rate
  - 3-cycle miss penalty
  - 92% branch prediction accuracy
  - 7 cycle misprediction penalty
- base CPI is 1

BTB result	Prediction	Frequency (per instruction)	Penalty (cycles)	*Stalls*
miss	--	.15 * .10 = .015	3	.045
hit	correct	.15 * .90 * .92 = .124	0	0
hit	incorrect	.15 * .90 * .08 = .011	7	.076
Total contribution to CPI				**.121**

Dynamic Branch Prediction, in Summary

Stepping back & looking forward,

how do you figure out whether branch prediction (or any other aspect of a processor) is still important to pursue?

- Look at technology trends
- How do the trends affect different aspects of prediction performance?
- What techniques improve the important factors?

Prediction Research

Predicting variable values

Predicting load addresses

Predicting many levels of branches