

2608 Sweetgum Drive Apex NC 27502 Toll-free: 800-549-9377 International: 919-387-0076 FAX: 919-387-1302

XSV Board V1.0 Manual

How to install and use your new XSV Board

Copyright ©1999-2000 by X Engineering Software Systems Corporation.

All XS-prefix product designations are trademarks of XESS Corp.

All XC-prefix product designations are trademarks of Xilinx.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher. Printed in the United States of America.

Limited Warranty

X Engineering Software Systems Corp. (XESS) warrants that the Product, in the course of its normal use, will be free from defects in material and workmanship for a period of one (1) year and will conform to XESS's specification therefor. This limited warranty shall commence on the date appearing on your purchase receipt.

XESS shall have no liability for any Product returned if XESS determines that the asserted defect a) is not present, b) cannot reasonably be rectified because of damage occurring before XESS receives the Product, or c) is attributable to misuse, improper installation, alteration, accident or mishandling while in your possession. Subject to the limitations specified above, your sole and exclusive warranty shall be, during the period of warranty specified above and at XESS's option, the repair or replacement of the product. The foregoing warranty of XESS shall extend to repaired or replaced Products for the balance of the applicable period of the original warranty or thirty (30) days from the date of shipment of a repaired or replaced Product, whichever is longer.

THE FOREGOING LIMITED WARRANTY IS XESS'S SOLE WARRANTY AND IS APPLICABLE ONLY TO PRODUCTS SOLD AS NEW. THE REMEDIES PROVIDED HEREIN ARE IN LIEU OF a) ANY AND ALL OTHER REMEDIES AND WARRANTIES, WHETHER EXPRESSED OR IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO, ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, AND b) ANY AND ALL OBLIGATIONS AND LIABILITIES OF XESS FOR DAMAGES INCLUDING, BUT NOT LIMITED TO ACCIDENTAL, CONSEQUENTIAL, OR SPECIAL DAMAGES, OR ANY FINANCIAL LOSS, LOST PROFITS OR EXPENSES, OR LOST DATA ARISING OUT OF OR IN CONNECTION WITH THE PURCHASE, USE OR PERFORMANCE OF THE PRODUCT, EVEN IF XESS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

In the United States, some statutes do not allow exclusion or limitations of incidental or consequential damages, so the limitations above may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.

Table of Contents

Limited Warranty1
Preliminaries4
Getting Help!4
Packing List4
XSV Overview
XSV Board Features5
Installation8
Installing the XSVTOOLs Software8
Unpacking the Board8
Configuring the Jumpers8
Applying Power8
Connecting to a PC9
Testing the XSV Board9
Setting the Oscillator Frequency9
Programming the Interface10
Downloading Virtex Configuration Bitstreams11
Downloading Virtex Configuration Bitstreams to Flash12
XSV Circuitry
Programmable logic: XCV50-XCV800 Virtex FPGA and XC95108 CPLD13
100 MHz programmable oscillator13
16 Mbit Flash RAM14
SRAM Banks16
Video Decoder17
RAMDAC and VGA Monitor Interface18
Stereo Codec

Ethernet PHY	20
Expansion Headers	23
Pushbuttons and Eight-Position DIP Switch	25
Digit and Bargraph LEDs	27
PS/2 Port	28
USB Port	29
Parallel Port	30
Serial Port	31
Xchecker Interface	32
Power Connectors	33
XSV Pin Connections	34
XSV Schematics	35

1 Preliminaries

Getting Help!

If you follow the instructions in this manual and you encounter problems, here are some places to get help:

- If you can't get the XSV Board hardware to work, send an e-mail message describing your problem to bugs@xess.com or check our web site at <u>http://www.xess.com</u>.
- If you can't get your XILINX software tools installed properly, send an e-mail message describing your problem to hotline@xilinx.com or check their web site at http://support.xilinx.com.

Packing List

Here is what you should have received in your package:

- an XSV Board;
- a 6-foot, 25-wire cable with a male DB25 connector at each end;
- a 3.5" floppy diskette with XSV documentation and utilities;
- a CDROM with XS Board documentation and utilities.



The XSV Board brings you the power of the XILINX Virtex FPGA embedded in a framework for processing video and audio signals. The XSV Board has a single Virtex FPGA from 50K to 800K gates in size. The XSV can digitize PAL, SECAM, or NTSC video with up to 9-bits of resolution on the red, green, and blue channels and can output video images through a 110 MHz, 24-bit RAMDAC. The XSV can also process stereo audio signals with up to 20 bits of resolution and a bandwidth of 50 KHz. Two independent banks of 512K x 16 SRAM are provided for local buffering of signals and data.

The XSV Board has a variety of interfaces for communicating with the outside world: parallel and serial ports, Xchecker cable, a USB port, PS/2 mouse and keyboard port, and 10/100 Ethernet PHY layer interface. There are also two independent expansion ports, each with 38 general-purpose I/O pins connected directly to the Virtex FPGA.

You can configure the XSV Board through a PC parallel port, serial port, Xchecker cable or from a bitstream stored in the 16 Mbit Flash RAM. The Flash RAM can also store data for use by the FPGA after configuration is complete.


XSV Board Features

The XSV Board includes the following resources:

- Programmable logic chips:
 - XILINX Virtex FPGA: Virtex FPGAs from 57 Kgates (XCV50) up to 888 Kgates (XCV800) in a 240-pin PQFP or HQFP package are compatible with the XSV Board. The Virtex FPGA is the main repository of programmable logic on the XSV Board.
 - XILINX XC95108 CPLD: The CPLD is used to manage the configuration of the Virtex FPGA via the parallel port, serial port, or Flash RAM. The CPLD also controls the configuration of the Ethernet PHY chip.
- Programmable oscillator that provides a clock signal to the FPGA and CPLD derived form a 100 MHz base frequency.
- 16 Mbit Flash RAM that can store multiple configurations or general-purpose data for the FPGA.
- Two independent 512K x 16 SRAM banks used by the FPGA for general-purpose data storage.

- Video decoder that accepts NTSC/PAL/SECAM signals through an RCA jack or Svideo connector and outputs the digitized signal to the FPGA.
- RAMDAC with a 256-entry, 24-bit colormap that is used by the FPGA to output video to a VGA monitor.
- Stereo codec that lets the FPGA digitize and generate 0-50 KHz audio signals with up to 20 bits of resolution.
- 10BASE-T/100BASE-TX Ethernet PHY that allows the FPGA to access a LAN at up to 100 Mbps.
- Two expansion headers interface the FPGA to external circuitry through 76 generalpurpose I/Os.
- Four pushbuttons and one eight-position DIP switch provide general-purpose inputs to the FPGA and CPLD.
- Two LED digits and one LED bargraph let the FPGA and CPLD display status information.
- Mouse/keyboard PS/2 port gives the FPGA access to common PC input devices.
- Single USB port provides the FPGA with a serial I/O channel with bandwidths of 1.5 to 12 Mbps.
- Parallel/serial port interfaces let the CPLD send and receive data in a parallel or serial format similar to a PC.
- Xchecker cable interface allows downloading and readback of the FPGA configuration.
- ATX power connector or 9 VDC power jack lets the XSV Board receive power from a standard ATX power supply or a 9 VDC power supply.

The location of these resources are indicated in the simplified view of the XSV Board shown below. Each of these resources will be described in the following section.



7



Installation

Installing the XSVTOOLs Software

Run the setup.exe file on the XSVTOOLs CDROM. This will install the utilities and configuration files for testing and programming your XSV Board.

If you are running Windows NT[™], then you must also install the parallel port driver using the port95nt.exe installation script on the CDROM.

Unpacking the Board

You should place the XSV Board on a non-conducting surface.

Configuring the Jumpers

- 1. Place a shunt on jumper J23.
- 2. Place a shunt on pins 2 and 3 of jumper J31.
- 3. Place a shunt on pins 2 and 3 of J22.
- 4. Place a shunt on pins 1 and 2 of J36.

Applying Power

You can supply the XSV Board with power in two ways:

- 1. *Recommended!* Attach an ATX PC power supply to connector J11. Remove any shunts on jumpers J13 and J14. Place a shunt on pins 1 and 2 of jumper J32.
- 2. Attach a 9 VDC power supply with a 2.1mm, center-positive plug to jack J12. The power supply must be able to source at least 1.5 A. Place shunts on jumpers J13 and J14. Place a shunt on pins 1 and 2 of jumper J32.

LED D2 will glow when the power is on.

Connecting to a PC

One DB25 connector on the 6-foot cable should be attached to connector J10 on the XSV Board and the other end should plug into the parallel port connector of a PC.

Testing the XSV Board

GXSTEST runs your XSV Board through a simple diagnostic routine to validate the



operation of the hardware. You start GXSTEST by clicking on the GXSTEST icon placed on the desktop during the XSVTOOLs installation. This brings up the screen shown below.

🕂 XS Board	d Test Utility	
Board Type	×\$95-108 💽	(TEST]
Port	LPT1 •	Cancel
Select your XS Board type and click on TEST		

Your next step is to select the parallel port that your XS Board is connected to from the port pulldown list. GXSTEST starts with parallel port LPT1 as the default, but you can also select LPT2 or LPT3 depending upon the configuration of your PC.

After selecting the parallel port, you select the type of XSV Board you are testing from the associated pulldown list. Then click on the TEST button to start the testing procedure. GXSTEST will program the CPLD on the XSV Board and then use it to program the Virtex FPGA with test circuit. Status messages will be printed at the bottom of the GXSTEST window as the testing proceeds. At the end of the test, you will receive a message informing you whether your XSV Board passed the test or not.

Setting the Oscillator Frequency

The XSV Board has a programmable oscillator which provides a clock signal to the FPGA and CPLD. The oscillator has an internal 100 MHZ frequency source that is scaled by a divisor between 1 and 2052 to generate the clock signal for the rest of the XSV Board. The divisor is stored in non-volatile memory in the oscillator chip so it will be restored each time power is applied to the XSV Board.

The divisor is set with the GXSSETCLK software utility. You start GXSSETCLK by clicking



on the **GXSSETCLK** icon placed on the desktop during the XSVTOOLs installation. This brings up the screen shown below.

🔀 Set XS B	oard Clock Frequency	_ 🗆 🗙
Board Type	XS95-108 🔹	SET
Port	LPT1 •	Cancel
Divisor	E E	xternal Clock
Set the XS Board clock frequency by entering a divisor for the 100 MHz master frequency		

Your next step is to select the parallel port that your XSV Board is connected to from the port pulldown list. GXSSETCLK starts with parallel port LPT1 as the default, but you can also select LPT2 or LPT3 depending upon the configuration of your PC. After selecting the parallel port, you select "XSV" from the pulldown list of XS Board types.

Next you must enter a divisor between 1 and 2052 into the text box. Once programmed, the oscillator will output a clock signal generated by dividing its 100 MHz master frequency by the divisor. The divisor is stored in non-volatile storage in the oscillator chip so you only need to use GXSSETCLK when you want to change the frequency.

The external clock checkbox is inactive for the XSV Board because no external clock is connected to the programmable oscillator chip.

Clicking on the SET button will start the oscillator programming procedure. Status messages will be printed at the bottom of the GXSSETCLK window as the programming proceeds. You will also receive instructions on how to set the shunts on the XSV Board jumpers to place the oscillator into its programming mode. At the end of the programming, you will receive a message informing you that your XSV Board clock has been set.

Note that GXSSETCLK reprograms the CPLD on the XSV Board in order to access the programmable oscillator. So you will need to reprogram the CPLD with a parallel port interface circuit if you want to program the FPGA. (See the next section for details on this.)

Programming the Interface

The Virtex FPGA is the main repository of programmable logic on the XSV Board. The CPLD manages the configuration of the FPGA via the parallel port or from the Flash memory. Therefore, the CPLD must be configured so that it implements the necessary interface. The CPLD stores its configuration in its internal non-volatile memory so the interface is restored each time power is applied to the XSV Board (unless the interface circuit is erased).

The CPLD is enabled for configuration by placing a shunt on jumper J23. The CPLD is configured with an interface by using the GXSLOAD software utility. You start GXSLOAD



by clicking on the **GXSLOAD** icon placed on the desktop during the XSVTOOLs installation. This brings up the screen shown below.

🔀 gxsload	
Drop .BIT, .SVF, and .HEX files here to download to the XS Board.	Exit
Recent Files:	
Reload EEPROM Por	t LPT1 🔽

Your next step is to select the parallel port that your XSV Board is connected to using the Port drop-down list. GXSLOAD starts with parallel port LPT1 as the default, but you can also select LPT2 or LPT3 depending upon the configuration of your PC.

After setting the parallel port, you can download an .SVF file to the CPLD on the XSV Board simply by dragging it to the GXSLOAD window. To program the CPLD with the parallel port interface, drag the dwnldpar.svf file from the XSTOOLS\BIN directory. Once you release the mouse left-button and drop the file, GXSLOAD will begin sending it to the XSV Board through the parallel port connection. During the process, GXSLOAD will display the name of the file currently being downloaded.

Once the CPLD is programmed with the parallel port interface circuit, you can remove the shunt from jumper J23 to prevent accidental reprogramming of the CPLD.

Downloading Virtex Configuration Bitstreams

Once the CPLD is programmed with the downloading interface circuit, you can download bitstreams into the Virtex FPGA using the GXSLOAD utility. Make sure there is a shunt across pins 2 and 3 of jumper J31. Then drag-and-drop into the GXSLOAD window a .BIT configuration bitstream for the type of Virtex FPGA on your XSV Board. The bitstream will pass through the parallel port and CPLD and then into the FPGA. (During the download process, you will notice a "fluttering" of the bottom segment of the left LED digit.)

Once the downloading is finished, the .BIT file name is added to the Recent Files window and the Reload button is enabled. You can download the file to the XSV Board again just by clicking on the Reload button.

Your XSV Board is now configured with the circuit in your .BIT file.

Downloading Virtex Configuration Bitstreams to Flash

You can also store a bitstream for the FPGA in the 16 Mb Flash RAM on the XSV Board. Once again, make sure there is a shunt across pins 2 and 3 of jumper J31. Also make sure that all the DIP switches are in the OFF position. Then just drag-and-drop a .EXO file containing the bitstream to the GXSLOAD window. GXSLOAD will configure the CPLD with a circuit that lets it program the Flash RAM. Then GXSLOAD uses the CPLD to program the Flash with the contents of the .EXO file. Finally, the CPLD is configured with a circuit that loads the FPGA when power is applied.

Now the Virtex FPGA will be loaded with the circuit you stored in the Flash whenever power is applied to the XSV Board. You will have to reprogram the CPLD with the dwnldpar.svf file if you want to reconfigure the FPGA with a .BIT file using the parallel port.

The .EXO file is generated using the Programmer tool in Foundation. The configuration data should start at address 0 and extend upward to higher addresses. You can also use the PROMGEN command-line utility to generate the .EXO file like so:

PROMGEN -u 0 FILE.BIT -p exo -s 2048

This creates a .EXO file from the bitstream in FILE.BIT. The $-u_0$ option causes the first byte of Flash data to be stored at address 0 and subsequent bytes are stored at sequentially higher addresses. The $-p_{ex0}$ option selects Motorola S record format for the generated file. The $-s_{2048}$ option tells PROMGEN the size of the Flash chip on the XSV Board (16 Mbits = 2048 KBytes).



This section describes the various sections of the XSV Board and shows how the I/O of the FPGA and CPLD are connected to the rest of the circuitry. The schematics which follow are less detailed so as to simplify the descriptions. Please refer to the complete schematics at the end of this document if you need more details.

Programmable logic: XCV50-XCV800 Virtex FPGA and XC95108 CPLD

The XSV Board contains two programmable logic chips:

- A XILINX Virtex FPGA in a 240-pin QFP package. Virtex FPGAs from 57 Kgates (XCV50) up to 888 Kgates (XCV800) are compatible with the XSV Board. The Virtex FPGA is the main repository of programmable logic on the XSV Board.
- A XILINX XC95108 CPLD that is used to manage the configuration of the Virtex FPGA via the parallel port, serial port, or Flash RAM. The CPLD also controls the configuration of the Ethernet PHY chip.

100 MHz programmable oscillator


A Dallas DS1075 programmable oscillator

(http://www.dalsemi.com/DocControl/PDFs/1075.pdf) provides a clock signal to both the FPGA and the CPLD. The DS1075 has a maximum frequency of 100 MHz that is divided to provide frequencies of 100 MHz, 50 MHz, 33.3 MHz, 25 MHz, ..., 48.7 KHz. The clock signal is connected to dedicated clock inputs of both the CPLD and FPGA as follows:

DS1075	Virtex	XC95108
Output	FPGA Pin	CPLD Pin
CLK	89	22

To set the divisor value, the DS1075 must be placed in its programming mode. This is done by pulling the clock output to Vcc on power-up with a shunt across pins 1 and 2 of jumper J22. Then programming commands to set the divisor can be sent to the DS1075 by either the CPLD or FPGA. The divisor is stored in EEPROM in the DS1075 so it will be restored whenever power is applied to the XSV Board. The shunt on jumper J22 must be across pins 2 and 3 to make the oscillator output a clock signal upon power-up.


To get a precise frequency value or to sync the XSV circuitry with an external system, you can insert an external clock signal through pin 1 of connector J27 and place a shunt across pins 2 and 3 of jumper J36. This external clock replaces the output from the DS1075 oscillator.



16 Mbit Flash RAM

An Intel 28F016S5 Flash RAM

(<u>http://developer.intel.com/design/flcomp/datashts/290597.htm</u>) with 16 Mbits of storage ($2M \times 8$) is connected to both the Virtex FPGA and XC95108 CPLD as follows:




The CPLD and FPGA both have access to the Flash RAM. Typically, the CPLD will program the Flash with data passed through the parallel or serial port. If the data is an FPGA configuration bitstream then the CPLD can be configured to program the FPGA with the Flash bitstream whenever the XSV Board is powered up. After power-up, the FPGA can read and/or write the Flash. (Of course, the CPLD and FPGA have to be programmed such that they do not conflict if both are trying to access the Flash.) The Flash can be disabled by raising the /CE pin to Vcc in which case the I/O lines connected to the Flash can be used for general-purpose communication between the FPGA and the CPLD.

The pins of the FPGA and CPLD connected to the Flash RAM are listed below:

Flash RAM Pin	Virtex FPGA Pin	XC95108 CPLD Pin
/RESET	N/A	3
/CE	170	46
/OE	173	42
WE	131	43
RDY	171	41
D0	177	32
D1	167	33
D2	163	34
D3	156	35
D4	145	36
D5	138	37
D6	134	39
D7	124	40
A0	132	16
A1	133	17
A2	139	18
A3	141	19
A4	144	20
A5	147	23
A6	152	24
A7	154	25
A8	157	27
A9	160	28
A10	162	29
A11	169	30
A12	168	49
A13	161	50
A14	159	52
A15	155	53
A16	153	54
A17	149	55
A18	146	56
A19	142	58
A20	140	59

SRAM Banks

The FPGA has access to two independent banks of SRAM as shown below: Each SRAM bank is organized as $512K \times 16$ bits. Each bank is made from two AS7C4096 SRAMs (<u>ftp://ftp14.ba.best.com/pub/pai/FTP_site/pdf/sram.pdf/as7c34096.pdf</u>). The FPGA pins connected to the SRAM banks are shown in the accompanying table.



SRAM Pin	Virtex FPGA Pin to Left Bank	Virtex FPGA Pin to Right Bank
/CE	186	109
/OE	228	95
/WE	201	68
D0	202	70
D1	203	71
D2	205	72
D3	206	73
D4	207	74
D5	208	78
D6	209	79
D7	215	80
D8	216	81
D9	217	82
D10	218	84
D11	220	85
D12	221	86
D13	222	87
D14	223	93
D15	224	94

SRAM Pin	Virtex FPGA Pin to Left Bank	Virtex FPGA Pin to Right Bank
A0	200	67
A1	199	66
A2	195	65
A3	194	64
A4	193	63
A5	192	57
A6	191	56
A7	189	55
A8	188	54
A9	187	53
A10	238	108
A11	237	107
A12	236	103
A13	235	102
A14	234	101
A15	232	100
A16	231	99
A17	230	97
A18	229	96

Video Decoder

The XSV Board can digitize NTSC, SECAM, and PAL video signals using the SAA7113 video decoder (<u>http://www-us.semiconductors.philips.com/pip/SAA7113H</u>). The digitized video arrives at the FPGA over the VPO bus. The arrival of video data is synchronized with the rising edge of the LLC (line-locked clock) from the video decoder. The FPGA programs the video options of the SAA7113 using the I²C bus (SCL and SDA).

Virtex	vpo _{。.,} rts0 rts1	SAA7113	ai11 ai12 ◀	luma chroma	S-Video Connector (J8)
FPGA	rtco Ilc scl sda	Video Decoder	ai21 ◀ ai22 ◀	 cvbs	RCA Jack (J9)


SAA7113	Virtex
Pin	FPGA Pin
LLC	92
RTS0	111
RTS1	110

SAA7113 Pin	Virtex FPGA Pin
RTCO	113
VPO0	116
VPO1	117
VPO2	118
VPO3	125
VPO4	126
VPO5	127
VPO6	128
VPO7	130
SCL	114
SDA	115

RAMDAC and VGA Monitor Interface

The FPGA can generate a video signal for display on a VGA monitor either directly or using a BT481A RAMDAC

(<u>http://www.erc.msstate.edu/~reese/EE4993/data_sheets/btl481a_c.pdf</u>) depending upon the arrangement of the shunts on jumpers J5, J6, and J7.




When the FPGA is directly generating VGA signals, the lower six bits of the P bus provide two-bits of red, green, and blue color information to a simple resistor-ladder DAC. The outputs of the DAC are sent to a VGA monitor along with the horizontal and vertical sync pulses (/HSYNC, /VSYNC) from the FPGA.

When the RAMDAC generates the VGA color signals, then the FPGA uses the full eightbit P bus to pass the index of the color for the current pixel. The index is used to lookup the 24-bit color value (eight bits for the red, green, and blue components) stored in the 256-entry colormap of the RAMDAC chip. The transfers over the P bus are synchronized with the PIXELCLK generated by the FPGA. The FPGA lowers the /BLANK signal when the pixels fall outside the desired visible area of the monitor screen.

The colormap of the RAMDAC is initialized by the FPGA using the D bus along with the RS, /WR, and /RD signals. The 24-bit colormap entries are passed in groups of three bytes over the eight-bit D bus synchronized by the /WR signal. The register-select signals (RS0, RS1, RS2) select the staging register for writing the colormap. The contents of the staging register are written into the colormap after the last byte of color information arrives over the D bus, and then the internal colormap address is incremented to point to the next entry.

The shunt placement to enable the FPGA to generate VGA signals directly or through the RAMDAC is shown below.



The pin assignments for the connection of the FPGA to the VGA signal generation circuitry are shown below. Note that the FPGA shares some connections between the RAMDAC and the chip which interfaces to the Ethernet (LXT970A). The RAMDAC pins are used to load the colormap and should not be active except during system initialization. The other connections are used for Ethernet data transmission and reception and are usually only active after system initialization.

Direct VGA Pin	RAMDAC Pin	Virtex FPGA Pin	LXT970A Function
	PIXELCLK	52	
/HSYNC	/HSYNC	48	
/VSYNC	/VSYNC	49	
	/BLANK	50	
RED0	P0	70	
RED1	P1	71	
GREEN0	P2	72	
GREEN1	P3	73	
BLUE0	P4	74	
BLUE1	P5	78	
	P6	79	
	P7	80	
	/RD	47	
	WR	46	
	RS0	31	TXD4
	RS1	28	RX_ER
	RS2	26	RX_DV
	D0	42	TXD0

Direct VGA Pin	RAMDAC Pin	Virtex FPGA Pin	LXT970A Function
	D1	41	TXD1
	D2	40	TXD2
	D3	39	TXD3
	D4	38	RXD0
	D5	36	RXD1
	D6	35	RXD2
	D7	34	RXD3

Stereo Codec

The XSV Board has an AK4520A stereo codec

(http://www.akm.com/ProductPages/ak4520a.html) that accepts two analog input channels from jack J1, digitizes the analog values, and sends the digital values to the FPGA as a serial bit stream. The codec also accepts a serial bit stream from the XS Board and converts it into two analog output signals, which exit the XSV Board through jack J2. The serial bit streams are synchronized with a clock from the FPGA that enters the codec on SCLK signal. The FPGA uses the LRCK signal to select the left or right channel as the source/destination of the serial data. The master clock from the FPGA



(MCLK) synchronizes all the internal operations of the codec.


The FPGA pins which connect to the codec are as follows:

Stereo Codec Pin	Virtex FPGA Pin
MCLK	3
LRCK	4
SCLK	5
SDIN	6
SDOUT	7

Ethernet PHY

The XSV Board interfaces to an Ethernet LAN at 10 or 100 Mbps. The LXT970A Ethernet PHY chip (<u>http://128.11.21.45/scripts/mardev/product/lxt970.asp</u>) connects to both the

FPGA and the CPLD. The FPGA acts as a MAC (media access controller) and manages the transfer of data packets to and from the PHY chip, while the CPLD controls the configuration pins that determine the operational mode of the PHY chip.



The FPGA enables the transmitter with TX_EN and sends bits on TXD_{4-0} in sync with the transmit clock (TX_CLK) generated by the PHY chip. The PHY chip is alerted to transmission errors that occur in the MAC when the TX_ERR signal is asserted. The FPGA also receives an indication when valid data has been received (RX_DV) and the data (RXD₀₋₄) in sync with the receiver clock (RX_CLK) from the PHY chip. Any reception errors are indicated to the FPGA via the RX_ER signal. The CRS signal indicates when the receiver is non-idle. The COL signal is asserted when data collides on the Ethernet.

The FPGA can disable the interface to the PHY chip by asserting the tristate control (TRSTE). Otherwise, the FPGA passes management information to and from the PHY chip over the serial data line (MDIO) in sync with a clock (MDC). the FPGA can be alerted to changes in PHY chip status by the FDS/MDINT interrupt line.

The CPLD sets the static values on pins which control the configuration of the PHY chip. Pins MF0-4 set the modes for auto-negotiation, repeating, symbol transmission, scrambling, etc. Likewise, the configurations signals (CFG0-1) select the 10 Mbps or 100 Mbps operating speed of the PHY chip. MDDIS enables/disables the management information interface. FDE selects either full-duplex or half-duplex communication mode. The reset (/RESET) and power-down (PWRDWN) signals do exactly what they say. The CPLD also gets receives the status outputs from the PHY chip that normally drive LEDs. The outputs are active-low and indicate when 100 Mbps operation is selected (/LEDS), the receiver is active (/LEDR), the transmitter is active (/LEDT), the link is active (/LEDL), and a collision is detected (/LEDC). The CPLD can relay these signals to the LEDs on the XSV Board if you wish to display the Ethernet status.


The connections of the PHY chip to the FPGA and CPLD are listed below. Note that the FPGA shares some connections between the PHY chip and the RAMDAC. The RAMDAC pins are used to load the colormap and should not be active except during system initialization. The PHY connections are used for data transmission and reception and are usually only active after system initialization.

LXT970A Pin	Virtex FPGA Pin	XC95108 CPLD Pin	RAMDAC
COL	23		
CRS	21		
TRSTE	24		
TX_CLK	210		
TX_EN	25		
TX_ER	27		
TXD0	42		D0
TXD1	41		D1
TXD2	40		D2
TXD3	39		D3
TXD4	31		RS0
RX_CLK	213		
RX_DV	26		RS2
RX_ER	28		RS1
RXD0	38		D4
RXD1	36		D5
RXD2	35		D6
RXD3	34		D7
RXD4	33		
FDS/MDINT	18		
MDC	19		
MDIO	20		
MDDIS		94	
MF0		91	
MF1		90	
MF2		89	
MF3		87	
MF4		86	
CFG0		93	
CFG1		2	
FDE		92	
/RESET		3	

LXT970A Pin	Virtex FPGA Pin	XC95108 CPLD Pin	RAMDAC
/LEDS		1	
/LEDR		95	
/LEDT		96	
/LEDL		97	
/LEDC		99	

Expansion Headers

The XSV Board has two 50-pin headers (J25 and J26) which connect the FPGA to external systems. The arrangement of the headers is shown below:



The connections between the FPGA and the expansion headers are listed below. The FPGA pins which connect to the left and right expansion headers are also connected to the left and right banks of SRAM, respectively. The SRAM bank chip-enable should be raised to disable the SRAMs on that side if the associated expansion header is being used for external I/O.


Virtex FPGA Pin to Left Connector	Virtex FPGA Pin to Right Connector	SRAM Function
186	109	/CE
187	53	A9
		+5V
188	54	A8
189	55	A7
191	56	A6
		GND
192	57	A5
193	63	A4
194	64	A3
		+5
195	65	A2
199	66	A1
200	67	A0
		GND
201	68	WE
202	70	D0
203	71	D1
		+5
205	72	D2
206	73	D3
207	74	D4
		GND
208	78	D5
209	79	D6
215	80	D7
		+3.3
216	81	D8
217	82	D9
218	84	D10
		GND
220	85	D11
221	86	D12
222	87	D13
		+3.3
223	93	D14
224	94	D15
228	95	/OE
		GND
229	96	A18
230	97	A17
231	99	A16
		+3.3
		10.0
	FPGA Pin to Left Connector 186 187 188 189 191 192 193 194 200 201 202 203 205 206 207 208 207 208 207 216 207 215 208 209 215 216 217 218 220 2218 2200 2218 2200 2218 2200 2218 2201 2218 2201 2218 2210 2221 223 224 228 229 230	PPGA Pin to Right connectorPFGA Pin to Right connector1861091875318753188541895519156191561926319363194661996620070201682027020371205722067320774208782097921580217822188122185222702333324494223932249422896229962289622996228962299622896

Expansion Connector Pin	Virtex FPGA Pin to Left Connector	Virtex FPGA Pin to Right Connector	SRAM Function
45	234	101	A14
46	235	102	A13
47			GND
48	236	103	A12
49	237	107	A11
50	238	108	A10

Pushbuttons and Eight-Position DIP Switch

The XSV Board has a bank of eight DIP switches and four pushbuttons that are accessible from the FPGA. The CPLD is also connected to the DIP switches and one of the pushbuttons. When pressed, each pushbutton pulls the connected pin of the FPGA and CPLD to ground. Otherwise, the pin is pulled high through a resistor. Likewise, each DIP switch pulls the connected pin of the FPGA or CPLD to ground when it is closed or ON. When the DIP switch is open or OFF, the pin is pulled high through a resistor.

When not being used, the DIP switches should be left in the open or OFF configuration so the pins of the FPGA and CPLD are not tied to ground and can freely move between logic low and high levels.



The table below lists the connections from the FPGA and CPLD to the switches. The DIP switches also share the same pins as the uppermost eight bits of the Flash RAM address bus. If the Flash RAM is programmed with several FPGA bitstreams, then the DIP switch can be used to select a particular bitstreams which will be loaded into the FPGA by the CPLD on power-up.


Switch	Virtex FPGA Pin	XC95108 CPLD Pin	Flash RAM Function
SW1	174		
SW2	175		
SW3	176		
SW4	185	7	
DIPSW1	161	50	A13
DIPSW2	159	52	A14
DIPSW3	155	53	A15
DIPSW4	153	54	A16
DIPSW5	149	55	A17
DIPSW6	146	56	A18
DIPSW7	142	58	A19

Switch	Virtex	XC95108	Flash RAM
	FPGA Pin	CPLD Pin	Function
DIPSW8	140	59	A20

Digit and Bargraph LEDs

The XSV Board has a 10-segment bargraph LED and two more 7-segment LED digits for use by the FPGA and CPLD. All of these LEDs are active-high meaning that an LED segment will glow when a logic-high is applied to it.

The table below lists the connections from the FPGA and CPLD to the LEDs. The LEDs also share the same pins as the uppermost eight bits of the Flash RAM address bus. If the Flash RAM is programmed with several FPGA bitstreams, then the DIP switch can be used to select a particular bitstreams which will be loaded into the FPGA by the CPLD.




	LED	Virtex FPGA Pin	XC95108 CPLD Pin	Flash RAM Function
-	SL0	177	32	D0
	SL1	167	33	D1
	SL2	163	34	D2
	SL3	156	35	D3
	SL4	145	36	D4

	LED	Virtex FPGA Pin	XC95108 CPLD Pin	Flash RAM Function
	SL5	138	37	D5
	SL6	134	39	D6
	SR0	124	40	D7
	SR1	132	16	A0
ligit	SR2	133	17	A1
Right Digit	SR3	139	18	A2
Ric	SR4	141	19	A3
	SR5	144	20	A4
	SR6	147	23	A5
	B0	152	24	A6
	B1	154	25	A7
	B2	157	27	A8
_	B3	160	28	A9
Bargraph	B4	162	29	A10
Barg	B5	169	30	A11
	B6	168	49	A12
	B7	173	42	/OE
	B8	131	43	/WE
	B9	171	41	RDY

PS/2 Port

The XSV Board provides a PS/2-style interface (mini-DIN connector J20) to either a keyboard or a mouse. The FPGA receives two signals from the PS/2 interface: a clock signal and a serial data stream that is synchronized with the falling edges on the clock signal.




The following table shows the connections from the FPGA to the PS/2 interface.

PS/2 Port Pin	Virtex FPGA Pin
CLK	13
DATA	17

USB Port

The XSV Board has a USB interface (J35) that can be connected to a variety of highspeed or low-speed USB peripherals. The FPGA interfaces to the two differential data signals from the USB port through a PDIUSBP11A USB interface chip (<u>http://wwwus.semiconductors.philips.com/pip/PDIUSBP11A_2</u>).



The USB port is set to high (12 Mbps) or low speed (1.5 Mbps) by shunts on jumpers J18 and J37. A 15K load can be placed on the D+ and D- USB signals by placing shunts across jumpers J33 and J34. If the USB peripheral connected to the port needs to draw power from the XSV Board, then a shunt should be placed on jumper J16.

The connections of the FPGA to the USB interface chip are listed below. Note that the FPGA shares some of its pins between the USB interface, the PS/2 interface and one pushbutton switch.


PDIUSB11A Pin	Virtex FPGA Pin	Other Functions
/OE	12	
VPO	13	PS/2 CLK
VMO/FSEO	17	PS/2 DATA
RCV	11	
VP	10	
VM	9	
SUSPND	176	SW3

Parallel Port

The CPLD handles the interface to the parallel port. The seventeen active lines of the parallel port connect to general-purpose I/O pins on the CPLD.

Four of the parallel port lines also connect to the JTAG pins through which the CPLD is programmed. The TCK signal clocks configuration data in through the TDI pin while the TMS signal steers the actions of the programming state machine. The TDO pin outputs information back through the parallel port. Removing the shunt from jumper J23 isolates the TCK pin from the parallel port so the CPLD will not be inadvertently reprogrammed during routine parallel port operations. The series resistor prevents the TDO output from interfering with the general-purpose I/O pin during routine parallel port operations.

The CPLD can be programmed to act as an interface between the FPGA and the parallel port (the dwnldpar.svf file is an example of such an interface). Schmitt-trigger inverters can be inserted into the d_0 , d_1 , and c_1 signal lines by placing shunts on pins 2 and 3 of jumpers J29, J30, and J31, respectively. Along with the parallel port interface circuitry in the CPLD, these inverters make the XSV Board compatible with the GXSPORT and GXSLOAD software utilities. If your application requires direct access to these signal lines, then you can move the shunts on one or more of these jumpers to pins 1 and 2. But GXSLOAD will no longer work if you remove the inverter from the c_1 signal line.




Parallel Port Pin	XC95108 CPLD Pin
1 (C0)	79
2 (D0)	77
3 (D1)	74
4 (D2)	72
5 (D3)	70
6 (D4)	68
7 (D5)	67
8 (D6)	66
9 (D7)	65
10 (S6)	64
11 (S7)	63
12 (S5)	61
13 (S4)	60
14 (C1)	78
15 (S3)	76
16 (C2)	73
17 (C3)	71

The table below lists the connections from the parallel port to the general-purpose I/O pins of the CPLD:

Serial Port

The CPLD handles the interface to the serial port. The four active lines of the serial port connect to general-purpose I/O pins on the CPLD as follows.

Serial Port Pin	XC95108 CPLD Pin
RTS	82
TD	81
CTS	85
RD	80




Xchecker Interface

Header J21 provides an interface between the FPGA and an Xchecker cable. The Xchecker cable can be used to perform configuration and readback operations on the FPGA. To prevent interference with the Xchecker cable, the CPLD should be erased or the pins in the table below should be tristated when the CPLD is active. To prevent interference, the shunt should be removed from jumper J36 to disconnect the DS1075 and any external clocks from the clock input by the Xchecker cable (CLKI). You should also erase the CPLD or make sure the CPLD pins in the table below are tristated.

Xchecker Pin	Virtex FPGA Pin	CPLD Pin
1 – VCC (+5V)	N/A	N/A
2–RT	132	16
3 – GND	N/A	N/A
4 – RD	133	17
6 – TRIG	139	18
7 – CCLK	179	12
9 – DONE	120	10
10 – TDI	167	33
11 – DIN	177	32
12 – TCK	239	4
13 – PROGRAM	122	11
14 – TMS	156	35
15 – INIT	123	9
16 – CLKI	89	22
17 – RST	144	20
18 – CLKO	141	19

If you want to access the JTAG port of the FPGA, all the requisite pins are already connected to the Xchecker interface except for TDO. The TDO pin of the FPGA connects to pin 34 of the CPLD, so you must route the signal through the CPLD and onto the RD pin of the Xchecker interface (which the Xchecker uses for TDO). You must also make sure that pins 133 and 163 on the FPGA are tristated in your design or else they will override TDO.



Power Connectors

A standard ATX PC power supply can be connected to the XSV Board through connector J11. The connector is keyed so power cannot be applied with the wrong polarity. The shunts should be removed from jumpers J13 and J14 to prevent the 9 VDC converter circuitry from interfering with the ATX power supply. We recommend using the ATX power supply due to its stability and power capacity.

The XSV Board can also be powered from a 9 VDC power supply through jack J12. The power supply must have a 2.1mm, center-positive plug. Two voltage regulators will generate the 5V and 3.3V voltages for the other XSV Board components. Shunts should be placed on jumpers J13 and J14 to connect the outputs from the voltage regulators to the rest of the XSV Board. We do not recommend the 9 VDC power input for general use!

The 2.5V for the Virtex FPGA core logic can be generated on the XSV Board or supplied from an external source. Placing a shunt across pins 1 and 2 of jumper J32 will use the on-board regulator to generate the 2.5V from the 5V supply. You can inject 2.5V from an external source by attaching the positive terminal to pin 2 of jumper J32 and ground to pin 3.



The following tables list the pin numbers of the Virtex FPGA and the XC95108 CPLD along with the pin names of the other chips that they connect to. These connections correspond with the pin assignments in the user-constraint files VIRTEX.UCF and CPLD.UCF.

	XC95108	1		Flash		Video					I Compo	Parallel	Serial	Prog.	
Virtex FPGA	CPLD	LEDs	Switches	RAM	Ethernet	Decoder	RAMDAC	Codec	RAM	PS/2	USB	Port	Port	Osc.	Xchecke
1 GND															
2 TMS	35	S3 (left)		D3											TMS
3								MCLK							
4								LRCK							
5								SCLK							
6								SDIN							
7								SDOUT							
8 GND															
9											VM				
10											VP				
11											RCV				
12											/OE				
13										CLK	VPO				
14 GND															
15 VCCO															
16 VCCINT															
17										DATA	VMO				
18					FDS/MDIN	T									
19					MDC										
20					MDIO										
21					CRS										
22 GND															
23					COL										
24					TRSTE										
25					TxEN										
26					RxDV		RS2								
27					TxERR										
28					RxERR		RS1								
29 GND															
30 VCCO															
31					TxD4		RS0								
32 VCCINT															
33					RxD4										
34					RxD3		D7								
35					RxD2		D6								
36					RxD1		D5								
37 GND															
38					RxD0		D4								
39					TxD3		D3								
40					TxD2		D2								
41					TxD1		D1								
42					TxD0		D0								
43 VCCINT															
44 VCCO															
45 GND															

	XC95108		nnections	Flash		Video						Parallel	Serial	Prog.	
Virtex FPGA	CPLD	LEDs	Switches	RAM	Ethernet	Decoder	RAMDAC	Codec	RAM	PS/2	USB	Port	Port	Osc.	Xcheck
46							/WR								
47							/RD								
48							/HSYNC								
49							/VSYNC								
50							/BLANK								
51 GND															
52							PIXELCLK								
53									A9 (right)						
54									A8 (right)						
55									A7 (right)						
56									A6 (right)						
57									A5 (right)						
58 M1	14								A3 (light)						
	14														
	10														_
60 M0	13														_
61 VCCO															
62 M2	15														
63									A4 (right)						
64									A3 (right)						
65									A2 (right)						
66									A1 (right)						
67									A0 (right)						
68									/WE (right)						
69 GND															
70							P0		D0 (right)						
71							P1		D1 (right)						
72							P2		D2 (right)		_				
73							P3		D3 (right)						
74							P4		D4 (right)						
75 GND							1 -		D+ (light)						
76 VCCO											_				
77 VCCINT															
77 VCCINI 78			+				P5		D5 (right)						
							P5 P6								
79							го D7		D6 (right)						_
80							P7		D7 (right)						
81									D8 (right)						
82									D9 (right)						
83 GND															
84									D10 (right)						
85									D11 (right)						
86									D12 (right)						
87									D13 (right)						
88 VCCINT															
89 PGCK	22													CLK	CLKI
90 VCCO															

	XC95108		nnection	Flash		Video					-	Parallel	Serial	Prog.	
Virtex FPGA	CPLD	LEDs	Switches	RAM	Ethernet		RAMDAC	Codec	RAM	PS/2	USB	Port	Port	Osc.	Xchecke
91 GND															
92 PGCK						LLCK									
93									D14 (right)						
94									D15 (right)						
95									/OE (right)						
96									A18 (right)						
97									A17 (right)						
98 GND															
99									A16 (right)						
100									A15 (right)						
101									A14 (right)						
102									A13 (right)						
103									A12 (right)						
104 VCCINT									(37						
105 VCCO															
106 GND															
107									A11 (right)						
108									A10 (right)						
109									/CE (right)						
110						RTS1			, <u> </u>						
111						RTS0									
112 GND															
113						RTC0									
114						SCL									
115						SDA									
116						VPO0									
117						VPO1									
118						VPO2									
119 GND															
120 DONE	10														DONE
121 VCCO															
122 /PROG	11														/PROGR
123 /INIT	9														/INIT
124 D7	40	S0 (right)		D7											
125		co (rigitt)				VPO3									
126						VPO4									
127						VPO5						-			
128						VPO6									
129 GND												-			
130						VPO7									
131	43	BAR8		/WE		1.01							<u> </u>		
132	16	S1 (right)		A0									<u> </u>		RT
133	17	S2 (right)		A0 A1					+						RD
134 D6	39	S2 (light) S6 (left)		D6									<u> </u>		
134 D6 135 GND	- 39			50					+ +						

		XC95108			Flash	een the V	Video						Parallel	Serial	Prog.	
Virtex FPG	Α	CPLD	LEDs	Switches	RAM	Ethernet	Decoder	RAMDAC	Codec	RAM	PS/2	USB	Port	Port	Osc.	Xchecke
136 VC0	00															
137 VC0	CINT															
138 D5		37	S5 (left)		D5											
139		18	S3 (right)		A2											TRIG
140		59		DIPSW8	A20											
141		19	S4 (right)		A3											CLKO
142		58		DIPSW7	A19											
143 GNI	D															RST
144		20	S5 (right)		A4											
145 D4		36	S4 (left)		D4											
146		56		DIPSW6	A18											
147		23	S6 (right)		A5											
148 VC0	CINT															
149		55		DIPSW5	A17											
150 VC0	00															
151 GNI	D															
152	_	24	BAR0		A6											
153		54		DIPSW4	A16											
154	_	25	BAR1		A7											
155	_	53		DIPSW3	A15											
156 D3	_		S3 (left)		D3											TMS
157	_	27	BAR2		A8											
158 GNI	D															
159	_	52		DIPSW2	A14											
160	_	28	BAR3		A9											
161		50		DIPSW1	A13											
162		29	BAR4		A10											
163 D2		34	S2 (left)		D2											
164 VC0																
165 VC0	00															
166 GNI	D															
167 D1	_	33	S1 (left)		D1											TDI
168	_		BAR6		A12											
169			BAR5		A11											
170		46			/CE											
171		41	BAR9		RDY											
172 GNI	D															
173		42	BAR7		/OE											
174				SW1												
175				SW2												
176				SW3								SUSPND				
177 D0/	DIN	32	S0 (left)		D0											DIN
	SY/DC	6														
179 CCI		12														CCLK
180 VCC	co –	.=														

				nnectior		een the		PGA and	the U	ther XSV	Board	Compo			_	
Minter		XC95108 CPLD		Switches	Flash RAM	Eth ann at	Video	RAMDAC	0	RAM	PS/2		Parallel	Serial Port	Prog. Osc.	Vahaalaa
Virtex 181	TDO	34	LEDs S2 (left)	Switches	D2	Ethernet	Decoder	RAMDAC	Codec	KAW	P 3/2	USB	Port	Port	Osc.	Xchecker
182	GND		SZ (IEII)		DZ											
183	TDI	33	S1 (left)		D1											TDI
184	/CS	8														
185	/WR	7		SW4												
186	/ • • • •	/		5114						/CE (left)						
187										A9 (left)						
188										A8 (left)						
189										A7 (left)						
190	GND									A7 (ieit)						
190	GND									A6 (left)						
191										A5 (left)						
192										A3 (left) A4 (left)						
193										A3 (left)						
194 195										A3 (left) A2 (left)						
195	GND															
196	VCCO															
197	VCCO															
198	VCCINT									A.1. (loft)						
										A1 (left)						
200										A0 (left) /WE (left)						
201										D0 (left)						
202										DU (leit)						
203	GND									D1 (left)						
204	GND									D0 (1-#)						
205 206										D2 (left) D3 (left)						
206										D3 (left)						
										D4 (left)						
208										D5 (left)						
209	DOOK					THOLK				D6 (left)						
210	PGCK GND					TxCLK										
211	GND															
212	VCCO					DvCLK										
213	PGCK					RxCLK										
214	VCCINT															
215										D7 (left)						
216										D8 (left)						
217										D9 (left)						
218										D10 (left)						
219	GND															
220										D11 (left)						
221										D12 (left)						
222										D13 (left)						
223										D14 (left)						
224	VOONT									D15 (left)						
225	VCCINT															

		Cor	nnections	s Betwo	een the V	Virtex F	PGA and	the O	ther XSV	/ Board	Compo	nents			
	XC95108			Flash		Video					-	Parallel	Serial	Prog.	
Virtex FPGA	CPLD	LEDs	Switches	RAM	Ethernet	Decoder	RAMDAC	Codec	RAM	PS/2	USB	Port	Port	Osc.	Xchecker
226 VCCO															
227 GND															
228									/OE (left)						
229									A18 (left)						
230									A17 (left)						
231									A16 (left)						
232									A15 (left)						
233 GND									, ´						
234									A14 (left)						
235									A13 (left)						
236									A12 (left)						
237									A11 (left)						
238									A10 (left)						
239 TCK	4								. ()						тск
240 VCCO															


1	FPGA 239 178 185 184 123 120 122 179 60 58 62 132 133 139 141 144 222 20 20 20 20 20 20 20 20 20 20 20 20	LEDs	SW4	RAM /RESET /RESET	/LEDS CFG1	Decoder CE	RAMDAC	Codec	PS/2	Port	Port	Osc.	Xchecker TCK I DONE /PROGRA CCLK RT RD
2 3 3 4 5 VCCINT 6 7 7 2 8 3 9 3 10 3 11 3 12 3 13 14 15 16 17 7 20 2 21 GND 22 PGCK 23 PGCK 24 3 25 3 30 3 31 GND 32 3	178 185 184 123 120 122 179 60 58 62 132 133 139 141	S2 (right) S3 (right) S4 (right)	SW4	A0 A1 A2 A3	CFG1	CE							/INIT DONE /PROGRA CCLK
3 4 4 2 5 VCCINT 6 - 7 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 20 - 21 GND 22 PGCK 23 PGCK 24 - 25 - 26 VCCO 27 PGCK 28 - 29 - 30 - 31 GND 32 -	178 185 184 123 120 122 179 60 58 62 132 133 139 141	S2 (right) S3 (right) S4 (right)	SW4	A0 A1 A2 A3		CE							/INIT DONE /PROGRA CCLK
4 2 5 VCCINT 6 7 7 2 8 2 9 2 10 2 11 2 12 2 13 2 14 2 15 2 16 2 17 2 20 2 21 GND 22 PGCK 23 PGCK 24 2 25 2 26 VCCO 27 PGCK 28 2 30 3 31 GND 32 3	178 185 184 123 120 122 179 60 58 62 132 133 139 141	S2 (right) S3 (right) S4 (right)	SW4	A0 A1 A2 A3	/RESET								/INIT DONE /PROGRA CCLK
5 VCCINT 6	178 185 184 123 120 122 179 60 58 62 132 133 139 141	S2 (right) S3 (right) S4 (right)	SW4	A1 A2 A3									/INIT DONE /PROGRA CCLK
6	185 184 123 120 122 179 60 58 62 132 133 139 141 144	S2 (right) S3 (right) S4 (right)	SW4	A1 A2 A3									DONE /PROGRA CCLK
7	185 184 123 120 122 179 60 58 62 132 133 139 141 144	S2 (right) S3 (right) S4 (right)	SW4	A1 A2 A3									DONE /PROGRA CCLK
8 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 - 18 - 19 - 20 - 21 GND 22 PGCK 23 PGCK 24 - 25 - 26 VCCO 27 PGCK 28 - 29 - 30 - 31 GND 32 -	184 123 120 122 179 60 58 62 132 133 139 141 144	S2 (right) S3 (right) S4 (right)	SW4	A1 A2 A3									DONE /PROGRA CCLK
9	123 120 122 179 60 58 62 132 133 139 141 144	S2 (right) S3 (right) S4 (right)		A1 A2 A3									DONE /PROGRA CCLK
10	120 122 179 60 58 62 132 133 139 141 144	S2 (right) S3 (right) S4 (right)		A1 A2 A3									DONE /PROGRA CCLK
11	122 179 60 58 62 132 133 139 141 144	S2 (right) S3 (right) S4 (right)		A1 A2 A3									/PROGRA CCLK
12	179 60 58 62 132 133 139 141 144	S2 (right) S3 (right) S4 (right)		A1 A2 A3									RT
13 13 14 15 15 16 16 17 17 18 19 19 20 19 21 GND 22 PGCK 23 PGCK 24 19 25 10 26 VCCO 27 PGCK 28 10 30 10 31 GND 32 33	60 58 62 132 133 139 141 144	S2 (right) S3 (right) S4 (right)		A1 A2 A3									RT
14 15 15 16 17 17 18 19 20 18 21 GND 22 PGCK 23 PGCK 24 19 25 16 26 VCCO 27 PGCK 28 16 29 16 30 16 32 33	58 62 132 133 139 141 144	S2 (right) S3 (right) S4 (right)		A1 A2 A3									
15	62 132 133 139 141 144	S2 (right) S3 (right) S4 (right)		A1 A2 A3									
16	132 133 139 141 144	S2 (right) S3 (right) S4 (right)		A1 A2 A3									
17	133 139 141 144	S2 (right) S3 (right) S4 (right)		A1 A2 A3									
18	139 141 144	S3 (right) S4 (right)		A2 A3									RD
19	141 144	S3 (right) S4 (right)		A3									
20 21 GND 22 PGCK 23 PGCK 24 25 26 VCCO 27 PGCK 28 29 20 23 29 20 23 20 23 20 20 20 20 20 20 20 20 20 20 20 20 20	144	S4 (right)		A3									TRIG
20 21 GND 22 PGCK 23 PGCK 24 25 26 VCCO 27 PGCK 28 29 20 23 29 20 23 20 23 20 20 20 20 20 20 20 20 20 20 20 20 20	144	S5 (right)											CLKO
21 GND 22 PGCK 23 PGCK 24													
22 PGCK 23 PGCK 24 · · · 25 · · · 26 VCCO 27 PGCK · · 28 · · 29 · · 30 · · 31 GND 32 · · · 33 · · ·	~~			1									
23 PGCK 24 25 26 VCCO 27 PGCK 28 29 30 31 GND 32 33	89	1										CLK	CLKI
24 25 26 VCCO 27 PGCK 28 29 23 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	147	S6 (right)		A5								-	
25 VCCO 27 PGCK 28 29 30 31 GND 32 33 7	152	BAR0		A6									
26 VCCO 27 PGCK 28 29 30 31 GND 32 33	154	BAR1		A7									
27 PGCK 28 29 30 31 GND 32 33 4													
28 29 7 30 7 31 GND 32 7 33 7	157	BAR2		A8									
29 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	160	BAR3		A9									
30 · · · · · · · · · · · · · · · · · · ·	162	BAR4		A10									
31 GND 32	169	BAR5		A11									
32 · · · · · · · · · · · · · · · · · · ·	100	27 11 10		,,,,,									
33	177	S0 (left)		D0									DIN
	167	S1 (left)		D0									TDI
34	163	S2 (left)		D2						1			
	156	S3 (left)		D3									TMS
	145	S4 (left)		D3									
	138	S5 (left)		D4 D5									
38 VCCO	100			55									
		S6 (left)		D6									
	13/	S0 (right)		D6 D7									
	134			RDY									
42	134 124 171	BAR9		/OE		1							


		Virtex			Flash	n the XC	Video						Parallel	Serial	Prog.	
XC9510	8 CPLD	FPGA	LEDs	Switches		Ethernet		RAMDAC	Codec	RAM	PS/2	USB	Port	Port		Xchecker
43	0 0. 22	131	BAR8		/WE											
44	GND		27.0.00													
45	TDI												C3			
46		170			/CE								00			
	TMS	170			/0L								C2			
	TCK												C2			
	ICK	168	DADO		A12								CI			
49			BAR6													
50		161		DIPSW1	A13											
	VCCO			5150144												
52		159		DIPSW2												
53		155		DIPSW3	A15											
54		153		DIPSW4												
55		149		DIPSW5	A17											
56		146		DIPSW6	A18											
	VCCINT															
58		142		DIPSW7	A19											
59		140		DIPSW8	A20											
60													S4			
61													S5			
	GND															
63	0.12												S7			
64													S6			
65													D7			
66													D6			
67													D5			
68													D3 D4			
69	GND												D4			
69 70	GND												Da			
70													D3			
71													C3			
72													D2			
73													C2			
74													D1			
	GND															
76													S3			
77													D0			
78													C1			
79													C0		-	
80														RxD		
81														TxD		
82														RTS		
	TDO													-		
	GND			-												


	Virtex			Flash		Video						Parallel	Serial	Prog.	
XC95108 CPLD	FPGA	LEDs	Switches	RAM	Ethernet	Decoder	RAMDAC	Codec	RAM	PS/2	USB	Port	Port	Osc.	Xchecke
85													CTS		
86					MF4										
87					MF3										
88 VCCO															
89					MF2										
90					MF1										
91					MF0										
92					FDE										
93					CFG0										
94					MDDIS										
95					/LEDR										
96					/LEDT										
97					/LEDL										
98 VCCINT															
99					/LEDC										
100 GND															





The following pages show the detailed schematics for the XSV Board.























	6	5	4	3	2		1			
							REVISION RECO	DRD]
						LTR	ECO NO:		DATE:	-
										-
D			J21-1 VCC	XCVBUSCOO	1:240]					D
			J21-7 CCLK J21-9 DONE J21-11 DIN	xcvbus179 xcvbus120 xcvbus177						
			J21-11 D J21-13 D J21-15 D INIT J21-17 RST	XCVBUS122 XCVBUS123 XCVBUS144						
С			$\begin{array}{c c} & J_{21-2} & \overbrace{RT} \\ & J_{21-4} & \overbrace{RD} \\ & J_{21-4} & \overbrace{RD} \\ & J_{21-6} & \overbrace{LKI} \\ & J_{21-6} & \overbrace{LKI} \\ & J_{21-16} & \overbrace{LKO} \\ & J_{21-18} & \overbrace{LKO} \end{array}$	XCVBUS132 XCVBUS133 XCVBUS139						С
				XCVBUS089						
В			J21-10 D TDI J21-12 D TCK J21-14 D TMS	XCVBUS167 XCVBUS239 XCVBUS156						В
			J21-5 ▷ NC J21-8 ▷ NC							
			J21-3 COND		COMPANY: XESS	Corp.				
			-	DRAWN: DATE		Board				
Α				CHECKED: DATE			dce section		DEV:	A
				QUALITY CONTROL: DATE		SIZE:	DRAWING NO:		REV: 1.0	
				RELEASED: DATE	D: SCALE:		SHEET			

	1		
	REVISION RECOR	RD	
LTR	ECO NO:	APPROVED:	DATE:

XCVBUS(001:240)		х	CVBUS(001:240)			
J25-1 XCVBUS109 J25-2 XCVBUS053		J26-1 XCVBUSH	36			
J25-4 C XCVBUS054 J25-5 C XCVBUS055		J26-4 CVBUS1 J26-5 XCVBUS1	38 39			
J25-8 CXCVBUS057 J25-9 CXCVBUS063		J26-8 XCVBUS1 J26-9 XCVBUS1	<u>92</u> 93			
J25-10 XCVBUS064 J25-12 XCVBUS065 J25-13 XCVBUS065		J26-10 XCVBUS1 J26-12 XCVBUS1 J26-13 XCVBUS1	95 99			
J25-14 XCYBUS067, J25-16 XCYBUS068, J25-17 XCYBUS070		J26-14 XCVBUS2 J26-16 XCVBUS2 J26-17 XCVBUS2	<u>01</u> 02			
J25-18 XCYBUS071 J25-20 XCYBUS072 J25-21 XCYBUS072 J25-21 XCYBUS073		J26-18 XCVBUS2 J26-20 XCVBUS2 J26-21 XCVBUS2	05			
J25-22 XCYBUS074- J25-24 XCYBUS078- J25-25 XCYBUS078- J25-25 XCYBUS079		J26-22 XCVBUS2 J26-24 XCVBUS2 J26-25 XCVBUS2	08			
J25-26 XCYBUS080 J25-28 XCYBUS081 J25-29 XCYBUS081 J25-29 XCYBUS082		J26-26 XCVBUS2 J26-28 XCVBUS2 J26-29 XCVBUS2	16			
J25-30 XCYBUS084 J25-32 XCYBUS085 J25-33 XCYBUS085	EXPANSION HEADER	J26-30 XCVBUS2 J26-32 XCVBUS2 J26-33 XCVBUS2	20			
J25 - 34 CXVBUS087 J25 - 34 CXVBUS087 J25 - 36 CXVBUS093 J25 - 37 CXVBUS094	EXPANSIO	J26-34 XCVBUS2 J26-36 XCVBUS2 J26-37 XCVBUS2	22 23			
J25-38 XCVBUS095 J25-40 XCVBUS096 J25-41 XCVBUS097		J26-40 XCVBUS2 J26-41 XCVBUS2	<u>28</u> , 29,			
J25-42 XCVBUS099 J25-44 XCVBUS100		J26-42 XCVBUS2	<u>31</u> <u>32</u>			
J25-46 XCVBUSI02 J25-48 XCVBUSI03		J26-46 XCVBUS2	<u>35</u> 36			
J25-49 XCVBUS107 J25-50 XCVBUS108 +3.3V		J26-50 XCVBUS2				
J25-3 D		J26-3 >	Î			
J25-35 J25-35 J25-43		J26-19 J26-27 J26-35 J26-43				
J25-7 J25-15 J25-23 J25-23 J25-31 J25-31 J25-31 J25-31 J25-31 J25-23 J25-25 J25-		J26-7 >	7			
J25-39		J26-31 J26-39 J26-47				
÷			÷		COMPANY: XESS	Corp.
				-	TITLE: XSV B	oard
			DRAWN:	DATED:	expansio	n interf
			CHECKED:	DATED:	CODE:	SIZE:
			QUALITY CONTROL:	DATED:		
			RELEASED:	DATED:	SCALE:	

3

	۵
	ū
	c
	-1
	L
	з

5

4

EXPANSION

6

D

С

В

С

D

В

Α

REV: 1.0


expansion interface section

DRAWING NO:

SHEET: 11

А

D		4	3		2	 1			_
						REVISION RECO	RD APPROVED:	DATE:	D
С		C85 0.1uF J28-7 CTS J28-8 CTS J28-8 CTS J28-2 RD	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		TD CTS RD				С
В		$\begin{array}{c} J28-8 \\ J28-2 \\ J28-2 \\ J28-2 \\ J28-2 \\ J28-2 \\ J28-4 \\$	8 9 <u>CND</u> 15 C87 0.1uF -						В
A			DRAWN: CHECKED: QUALITY CONTROL: RELEASED:	DATED: DATED: DATED: DATED: DATED:	COMPANY: XESS TITLE: XSV B serial CODE:	erface drawing no:		REV: 1.0	A



		6	5	4	3		2	1	
		U		nae 1086	060 360 460 100 100 100 100 100				DATE:
Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image: 1 Image:	D		XCVBUSLOOF:2401	xcv8us161 1, U37A, 16 300 xcv8us159 2, U378, 15 300	2 SW6B 12 3 SW6C 12 3 SW6C 12	5 5 4			
2 3 <td></td> <td></td> <td></td> <td><u>хсvвизі53</u> <u>4</u>, <u>и</u>370, <u>13</u> 300 <u>хсvвизі49</u> <u>5</u>, <u>и</u>376, <u>12</u> 300</td> <td>4 SW6D 12 5 SW6E 12</td> <td>3</td> <td></td> <td></td> <td>-</td>				<u>хсvвизі53</u> <u>4</u> , <u>и</u> 370, <u>13</u> 300 <u>хсvвизі49</u> <u>5</u> , <u>и</u> 376, <u>12</u> 300	4 SW6D 12 5 SW6E 12	3			-
3 3	С			XCVBUS142 7 U37G 10 300	7 _ SW6G	-			
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx						-			
XXYRIGUBS 1					1	-			
DRAWN: DATED: ATED: ATED: ATED: ATED: ATED: DRAWNS NO: REV: QUALITY CONTROL: DATED: CODE: SIZE: DRAWNS NO: REV:				XCVBUSI85		-			
CHECKED: DATED: CODE: SIZE: DRAWING NO: REV: QUALITY CONTROL: DATED: DATED: 1.0							TITLE: XSV Board		
RELEASED: DATED: SCALE: SHEET: 14					CHECKE	ED: DATED: Y CONTROL: DATED:		DRAWING NO:	

