CSE351, Autumn 2022

Memory & Caches I

CSE 351 Autumn 2022

Instructor:

Justin Hsia

Teaching Assistants:

Angela Xu Arjun Narendra **Armin Magness** Assaf Vayner Carrie Hu Clare Edmonds David Dai Dominick Ta Effie Zheng James Froelich Jenny Peng Kristina Lansang **Paul Stevans** Renee Ruan Vincent Xiao




Relevant Course Information

- hw15 due Monday, hw16 due Wednesday
 - Veteran's Day next Friday (11/11); no lecture
- Lab 3 due next Friday (11/11)
 - Make sure to look at HW15 before starting
- Midterm starts tomorrow (11/3-5)
 - Private posts on Ed Discussion, please!

The Hardware/Software Interface


L16: Caches I

- * Topic Group 1: Data
 - Memory, Data, Integers, Floating Point, Arrays, Structs
- Topic Group 2: Programs
 - x86-64 Assembly, Procedures, Stacks, Executables
- * Topic Group 3: Scale & Coherence
 - Caches, Processes, Virtual Memory, **Memory Allocation**



The Hardware/Software Interface

- * Topic Group 3: Scale & Coherence
 - Caches, Processes, Virtual Memory, Memory Allocation



- How do we maintain logical consistency in the face of more data and more processes?
 - How do we support control flow both within many processes and things external to the computer?
 - How do we support data access, including dynamic requests, across multiple processes?

Aside: Units and Prefixes (Review)

- Here focusing on large numbers (exponents > 0)
- Note that $10^3 \approx 2^{10}$
- SI prefixes are ambiguous if base 10 or 2
- IEC prefixes are unambiguously base 2

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol
10^{3}	Kilo-	K	2 ¹⁰	Kibi-	Ki
10^{6}	Mega-	M	2 ²⁰	Mebi-	Mi
10 ⁹	Giga-	G	2 ³⁰	Gibi-	Gi
10^{12}	Tera-	T	2 ⁴⁰	Tebi-	Ti
10^{15}	Peta-	P	2 ⁵⁰	Pebi-	Pi
10^{18}	Exa-	Е	2 ⁶⁰	Exbi-	Ei
10^{21}	Zetta-	Z	2 ⁷⁰	Zebi-	Zi
10^{24}	Yotta-	Y	2 ⁸⁰	Yobi-	Yi

How to Remember?

Will be given to you on Final reference sheet

Mnemonics

- There unfortunately isn't one well-accepted mnemonic
 - But that shouldn't stop you from trying to come with one!
- Killer Mechanical Giraffe Teaches Pet, Extinct Zebra to Yodel
- Kirby Missed Ganondorf Terribly, Potentially Exterminating
 Zelda and Yoshi
- xkcd: Karl Marx Gave The Proletariat Eleven Zeppelins, Yo
 - https://xkcd.com/992/
- Post your best on Ed Discussion!

Reading Review

- Terminology:
 - Caches: cache blocks, cache hit, cache miss
 - Principle of locality: temporal and spatial
 - Average memory access time (AMAT): hit time, miss penalty, hit rate, miss rate
- Questions from the Reading?

Review Questions

- Convert the following to or from IEC:
 512 Ki-books

 - $2^{27} caches = 128 Mi-caches$ 27 x 220
- Compute the average memory access time (AMAT) for the following system properties:
 - Hit time of 1 ns
 - Miss rate of 1%
 - Miss penalty of 100 ns

$$AMAT = HT + MR \times MP$$


$$= 1 ns + 6.01 (100 ns)$$

$$= 1 ns + 1 ns$$


$$AMAT = 2 ns$$

How does execution time grow with SIZE?






Actual Data



Making memory accesses fast!

- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
- Program optimizations that consider caches

Processor-Memory Gap




L16: Caches I

Problem: Processor-Memory Bottleneck

Processor performance doubled about **Bus latency / bandwidth** every 18 months evolved much slower Main CPU Reg Memory Core 2 Duo: Core 2 Duo: Can process at least **Bandwidth** 256 Bytes/cycle 2 Bytes/cycle Latency 100-200 cycles (30-60ns)

Problem: lots of waiting on memory

Problem: Processor-Memory Bottleneck







- Pronunciation: "cash"
 - We abbreviate this as "\$"
- English: A hidden storage space for provisions, weapons, and/or treasures
- Computer: Memory with short access time used for the storage of frequently or recently used instructions (i-cache/I\$) or data (d-cache/D\$)
 - More generally: Used to optimize data transfers between any system elements with different characteristics (network interface cache, I/O cache, etc.)

CSE351, Autumn 2022


General Cache Mechanics (Review)




General Cache Concepts: Hit (Review)



Memory



General Cache Concepts: Miss (Review)



(1) Data in block b is needed

Block b is not in cache: Miss!

- Block b is fetched from memory
- Block b is stored in cache
 - Placement policy: determines where b goes
 - Replacement policy: determines which block gets evicted (victim)
- (4) Data is returned to CPU

Why Caches Work (Review)

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

block

Why Caches Work (Review)

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently




 Recently referenced items are likely to be referenced again in the near future

Why Caches Work (Review)

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently



- Recently referenced items are likely
 to be referenced again in the near future
- Spatial locality:
 - Items with nearby addresses tend to be referenced close together in time
- How do caches take advantage of this?



block

Example: Any Locality?

```
sum = 0;
for (i = 0; i < n; i++)
{
    sum += a[i]; a[i]
}
return sum;</pre>
```

```
Loop:
```

Data:

Temporal: sum referenced in each iteration

Spatial: consecutive elements of array a [] accessed

Instructions:

<u>Temporal</u>: cycle through loop repeatedly

Spatial: reference instructions in sequence


CSE351, Autumn 2022

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;


   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];

   return sum;
}</pre>
```

Layout in Memory



Note: 76 is just one possible starting address of array a



7) a[1][2]

9) a[2][0]

12) a[2][3]

a[1][3]

a[2][1]

a[2][2]

L16: Caches I

Locality Example #2


```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;

   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];

   return sum;
}</pre>
```

```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;


   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
   return sum;
}</pre>
```



```
M = 3 N = 4
a[0][0] a[0][1]
                 a[0][2]
                         a[0][3]
a[1][0]
        a[1][1]
                 a[1][2]
                         a[1][3]
        a[2][1]
a[2][0]
                 a[2][2]
                         a[2][3]
Access Pattern:
                 1) a[0][0]
stride = ?
                     a[1][0]
                     a[2][0]
stride-4
stride-N
                 4) a[0][1]
                     a[1][1]
                     a[2][1]
                 7) a[0][2]
                     a[1][2]
                     a[2][2]
                     a[0][3]
                11) a[1][3]
                12) a[2][3]
```

What is wrong with this code?


How can it be fixed?



- What is wrong with this code?
 - stride N*L
- How can it be fixed?

```
inner loop: i → stride-L
j → stride-1
k → stride-N*L
```

Layout in Memory (M = ?, N = 3, L = 4)



Cache Performance Metrics (Review)

- Huge difference between a cache hit and a cache miss
 - Could be 100x speed difference between accessing cache and main memory (measured in clock cycles)
- Miss Rate (MR)
 - Fraction of memory references not found in cache (misses / accesses) = 1 Hit Rate

 Hit takes HT

 73 C PU
- Hit Time (HT)
 - Time to deliver a block in the cache to the processor
 - Includes time to determine whether the block is in the cache
- Miss Penalty (MP)
 - Additional time required because of a miss

- Two things hurt the performance of a cache:
 - Miss rate and miss penalty

W UNIVERSITY of WASHINGTON

 Average Memory Access Time (AMAT): average time to access memory considering both hits and misses

```
AMAT = Hit time + Miss rate × Miss penalty

(abbreviated AMAT = HT + MR × MP)

HT+HR + MT + MR

HT-HIME + HIME + MP + MR

HT-HIME + HIME + MP + MR
```

- 99% hit rate twice as good as 97% hit rate!
 - Assume HT of 1 clock cycle and MP of 100 clock cycles
 - 97%: AMAT = 1+ 0.03 *100 = 4 clock cycles
 - 99%: AMAT = |+0.0|*|00 = 2 clock cycles



Processor specs: 200 ps clock, MP of 50 clock cycles,
 MR of 0.02 misses/instruction, and HT of 1 clock cycle

- Which improvement would be best?
 - A. 190 ps clock (overdocking, faster CPU)

 2 clock cyles = (380ps)
 - B. Miss penalty of 40 clock cycles (reduced Mem size)

 1+0.02*40=1.8 clock cycles = 360 ps
 - C. MR of 0.015 misses/instruction (write better code)


 1+0.015+50 = 1.75 clock cycles = 350 ps

Can we have more than one cache?

- Why would we want to do that?
 - Avoid going to memory!

- O optimize L1 for fast HT O optimize L2 for low MR
- Typical performance numbers:
 - Miss Rate
 - L1 MR = 3-10%
 - L2 MR = Quite small (e.g., < 1%), depending on parameters, etc.
 - Hit Time
 - L1 HT = 4 clock cycles
 - L2 HT = 10 clock cycles
 - Miss Penalty
 - P = 50-200 cycles for missing in L2 & going to main memory
 - Trend: increasing!

An Example Memory Hierarchy



Summary

Memory Hierarchy

- Successively higher levels contain "most used" data from lower levels
- Exploits temporal and spatial locality
- Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics

Cache Performance

- Ideal case: found in cache (hit)
- Bad case: not found in cache (miss), search in next level
- Average Memory Access Time (AMAT) = HT + MR × MP
 - Hurt by Miss Rate and Miss Penalty