Memory & Caches II

CSE 351 Spring 2024

Instructor:

Elba Garza

Teaching Assistants:

Ellis Haker Adithi Raghavan Aman Mohammed Brenden Page Celestine Buendia Chloe Fong Claire Wang Hamsa Shankar Maggie Jiang Malak Zaki Naama Amiel Nikolas McNamee Shananda Dokka Stephen Ying Will Robertson



Async (📍 Paris Arc 💷) @0xAsync

No mom it's not a "messy pile of clothes on my chair" it's an L1 cache for fast random access to my frequently used clothes in O(1) time. It needs to be big to avoid expensive cache misses (looking in my closet). I NEED to be minimizing latency, this is important to me. Please. L17: Caches II

Relevant Course Information

- HW13/14 due tonight
 - HW15 due Friday (03 May)
 - HW16 due Monday (06 May)
- Take-home Midterm, May 6th to May 7th
- Lab 3 due May 8th after the midterm!
- Mid-Quarter Canvas Survey out; closes on Monday, May 6th
- * HW17/18 out today & due following Friday (10 May)
 - Don't wait too long, this is a **big** homework & includes topics in this lecture!

Mid-Quarter Evaluation w/ ET&L

- Things going well:
 - Pre-lecture readings, labs & video tutorials very useful!
 - Section & office hours
 - TAs (Thanks so much for all you do, TAs!)
- Things to improve on:
 - Lecture Polls usefulness & placement
 - Course pace & workload Homeworks out at start of week? Weekly homework?
 - Absences

Current Events & CSE 351

- There may be interruptions to course resources:
 - Office Hours
 - Section
 - Grading
- Please bear with us as information comes in and the situation develops...

Memory Hierarchies (Review)

- Some fundamental and enduring properties of hardware and software systems:
 - Faster storage technologies generally cost more per byte & have lower capacity
 - The gaps between memory technology speeds are widening: registers ↔ cache, cache ↔ DRAM, DRAM ↔ disk, etc.
 - Well-written programs tend to exhibit good locality
- These properties complement each other & suggest approach for organizing memory/storage systems known as a

Memory Hierarchy: For each level l, the faster, smaller device at level l serves as a cache for the larger, slower device at level l+1

An Example Memory Hierarchy



An Example Memory Hierarchy



Why hadn't we talked about this before?!



Example Microarchitecture

Processor package



Block size: 64 bytes for all caches

L1 i-cache and d-cache:

32 KiB, 8-way, Access: 4 cycles

L2 unified cache:

256 KiB, 8-way, Access: 11 cycles

L3 unified cache:

8 MiB, 16-way, Access: 30-40 cycles

Making memory accesses fast! 🗲

- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
 - Direct-mapped (sets; index + tag)
 - Associativity (ways)
 - Replacement policy
 - Handling writes
- Program optimizations that consider caches

Reading Review

- Terminology:
 - Memory hierarchy
 - Cache parameters:
 - block size (K)
 - cache size (*C* for total size in B(ytes), or *S* for number of blocks)
 - Addresses:
 - block offset field (k bits wide)
 - block address:
 - index field (s bits wide)
 - tag field (*t* bits wide)
 - Cache organization: direct-mapped cache

Review Questions

- * We have a **direct-mapped cache** with the following parameters:
 - Block size of 8 bytes
 - Cache size of 4 KiB
- How many blocks can the cache hold?
- How many bits wide is the block offset field?
- Which of the following addresses (possibly multiple) would fall under block number 3?
 - A. 0x3 B. 0x1F C. 0x30 D. 0x38

060...00011 060..01111 060..0110000 060..0111000

- Block Size (K): unit of transfer between \$ and Mem
 - Given in bytes and <u>always</u> a power of 2 (*e.g.*, 64 B)
 - Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!
 - Small example (K = 4 B):



- Block Size (K): unit of transfer between \$ and Mem
 - Given in bytes and <u>always</u> a power of 2 (*e.g.*, 64 B)
 - Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!

- Block Size (K): unit of transfer between \$ and Mem
 - Given in bytes and <u>always</u> a power of 2 (*e.g.*, 64 B)
 - Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!
- Offset field
 - Low-order $\log_2(K) = k$ bits of address tell you which byte within a block
 - (address) mod $2^n = n$ lowest bits of address
 - (address) modulo (# of bytes in a block)

	$m{m}-m{k}$ bits	k bits
$m{m}$ -bit address:	Block Number	Block Offset
(refers to byte in memor	y)	

- Block Size (K): unit of transfer between \$ and Mem
 - Given in bytes and <u>always</u> a power of 2 (*e.g.*, 64 B)
 - Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!
- Example:
 Example
 Example
 - If we have 6-bit addresses and block size K = 4 B, which block and byte does 0x15 refer to?

- Cache Size (C): amount of data the \$ can store
 - Cache can only hold so much data (subset of next level)
 - Given in bytes (C) or number of blocks (S = C/K)

Example: $C = 32 \text{ KiB} \rightarrow 512 \text{ blocks if using 64 B blocks}$

- Where should data go in the cache?
 - We need a mapping from memory addresses to specific locations in the cache to make checking the cache for an address **fast**
- What is a data structure you've learned that provides fast lookup?
 - Hash table!

Hash Tables for Fast Lookup



9

Apply hash function to map data to "buckets"

e.g. hash function = $N \mod 10$



Place Data in Cache by Hashing Address



Place Data in Cache by Hashing Address



Polling Question

- ✤ 6-bit addresses, block size K = 4 B, and our cache holds S = 4 blocks.
- A request for address **0x2A** results in a cache miss. Which index does this block get loaded into and which <u>3 other addresses</u> are loaded along with it?

Block:

I	I	I
I	I	I

Place Data in Cache by Hashing Address



Tags Differentiate Blocks in Same Index



Checking for a Requested Address

- CPU sends address request for chunk of data
 - Address and requested data are not the same thing!
 - Analogy: your friend ≠ their phone number
- TIO address breakdown:



- Index field tells you where to look in cache
- Tag field lets you check that data is the block you want
- Offset field selects specified start byte within block
- Note: t and s sizes will change based on hash function

Cache Puzzle Example

- Based on the following behavior, which of the following block sizes is NOT possible for our cache?
 - Cache starts *empty*, also known as a cold cache
 - Access (addr: hit/miss) stream:
 - (14: miss), (15: hit!), (16: miss)

0b000...<u>01110</u>

A. 4 bytes

B. 8 bytes

C. 16 bytes

D. 32 bytes

E. We're lost...

0x	0	(9x2		0x4	_	0x6		0x8	_	0xA		0xC	_	0xE		0×10		
	0>	<1		0x3		0x5		0x7	,	0x9		0xB		0xD		0xF			

Summary: Direct-Mapped Cache



Direct-Mapped Cache: A Problem!





00

01

10

11





- What happens if we access the following addresses?
 - 8, 24, 8, 24, 8, …?
 - Conflict in cache (misses!)
 - Rest of cache goes unused
- Solution? Next time!