Read Harris & Harris (1st edition) 7.5 - Pipelined Processor

Q1) From exercise 7.24 from Harris & Harris (1st edition)

Insn	1	2	3	4	5	6	7	8	9	10	11
add \$s0, \$t0, \$t1	F	D	Х	М	W						
sub \$s1, \$t2, \$t3		F	D	x	М	W					
and \$s2, \$s0, \$s1			F	D 1	X	М	W				
or \$s3, \$t4, \$t5				F	D	Х	M	W			
slt \$s4, \$s2, \$s3					F	D	X	M	W		

On cycle 5, register s0 is being written to and registers t4 and t5 are being read.

Note that the ALU is being forwarded register values from the W stage and M stages in cycle 5 (referred to as WX and MX forwarding).

Q2)

A) Both add instructions are causing data hazard due to read-after-write dependencies between instruction 3 and 1, 3 and 2 as well as 6 and 4 and 6 and 5.

B) Here's the pipeline diagram (d* stands for data hazard, p* stands for pipeline hazard)


Insn	1	2	3	4	5	6	7	8	9	10	11	12	13
lw \$t1, 0(\$t0)	F	D	Х	М	W								
lw \$t2, 4(\$t0)		F	D	Х	М	W							
add \$t3, \$t1, \$t2			F	D	d*	X	м	W					
sw \$t3, 12(\$t0)				F	p*	D	X	М	W				
lw \$t4, 8(\$t0)					p*	F	D	Х	М	W			
add \$t5, \$t1, \$t4							F	D	d*	Х	м	W	
sw \$t5, 16(\$t0)								F	p*	D	Х	М	W

The WX bypass is used for:

lw \$t2, 4(\$t0) # Word size is 4 bytes in MIPS add \$t3, \$t1, \$t2


and

lw \$t4, 8(\$t0)
add \$t5, \$t1, \$t4




The WM bypass (we have to add it) is used for:

and



Note: alternatively you can assume no bypass, and instead insert stalls in the pipeline.

As an aside, here's a helpful summary of the forwarding paths in the 5-stage pipeline mips architecture:



C) The reordered sequence is:

```
lw $t1, 0($t0) # b is stored at 0 offset from $t0
lw $t2, 4($t0) # Word size is 4 bytes in MIPS
lw $t4, 8($t0)
add $t3, $t1, $t2
sw $t3, 12($t0)
add $t5, $t1, $t4
sw $t5, 16($t0)
```

*Note: the following questions would have varied answers dependent on how you reordered the sequence.

Insn	1	2	3	4	5	6	7	8	9	10	11	12	13
lw \$t1, 0(\$t0)	F	D	Х	М	W								
lw \$t2, 4(\$t0)		F	D	Х	м,	W							
lw \$t4, 8(\$t0)			F	D	х	М	W						
add \$t3, \$t1, \$t2				F	D	X	м、	W					
sw \$t3, 12(\$t0)					F	D	X ;	М	W				
add \$t5, \$t1, \$t4						F	D	Х	м	W			
sw \$t5, 16(\$t0)							F	D	Х	M	W		