


Sequential logic implementation


- Sequential circuits
 - primitive sequential elements
 - combinational logic
- Models for representing sequential circuits
 - finite-state machines (Moore and Mealy)
 representation of memory (states)
- I changes in state (transitions) Basic sequential circuits
- shift registers
- counters
- Design procedure
 - state diagrams
 - state transition table
 - next state functions





Forms of sequential logic Asynchronous sequential logic – state changes occur whenever state inputs change (elements may be simple wires or delay elements) $\frac{1}{2} \left(\frac{1}{2} \right) = \frac{1}{2} \left(\frac{1}{2} \right) \left(\frac{1$ Synchronous sequential logic-state changes occur in lock step across all storage elements (using a periodic waveform - the clock) Clock
















FSM design procedure Start with counters simple because output is just state simple because no choice of next state based on input State diagram to state transition table tabular form of state diagram like a truth-table State encoding decide on representation of states for counters it is simple: just its value Implementation flip-flop for each state bit combinational logic based on encoding









































Synthesis

5 states: at least 3 state variables required (X, Y, Z)
 state assignment (in this case, arbitrarily chosen)

LOST - 000 E/G - 001 A - 010 B - 011 C - 100


Synthesis of next state and output functions

state	inputs	next state	out puts	
X,Y,Z	LR	X*,Y*,Z*	FTRTL	
000	0 0	000	100	_
000	- 1	001	100	
000	1 -	001	100	
001	0 0	011	001	
001	- 1	010	001	e.g.
001	1 -	010	0 0 1	' -
010	0 0	011	101	TR = X + Y Z
010	0 1	010	101	$X^* = X R' + Y Z R' = R'$
010	1 -	001	101	
011	- 0	100	110	
011	- 1	010	1 1 0	
100	- 0	100	1 1 0	
100	- 1	010	1 1 0	

CSE 370 - Winter 00 - Sequential Logic Implementation - 26


Circuit implementation

Outputs are a function of the current state only - Moore machine



Don't cares in FSM synthesis

- What happens to the "unused" states (101, 110, 111)?
- They were exploited as don't cares to minimize the logic
 - if the states can't happen, then we don't care what the functions do
 - if states do happen, we may be in trouble




State minimization

- Fewer states may mean fewer state variables
- High-level synthesis may generate many redundant states
- Two state are equivalent if they are impossible to distinguish from the outputs of the FSM, i. e., for any input sequence the outputs are the same
- Two conditions for two states to be equivalent:
 - 1) output must be the same in both states
 - 1 2) must transition to equivalent states for all input combinations


CSE 270 Winter 00 Sequential Logic Implementation 2


Ant brain revisited


Any equivalent states?





CSE 370 - Winter 00 - Sequential Logic Implementation - 30



















































Example: traffic light controller (cont')

■ Tabulation of inputs and outputs

outputs description
HG, HY, HR assert green(yellow/red highway lights
FG, FY, FR assert green(yellow/red highway lights
ST start timing a short or long interval inputs description
reset place FSM in initial state
C detect vehicle on the farm road
TS short time interval expired
Interval expired

■ Tabulation of unique states – some light configurations imply others

state description
S0 highway green (farm road red)
S1 highway yelow (farm road red)
S2 farm road green (highway red)
S3 farm road yelow (highway red)



Example: traffic light controller (cont')

- Generate state table with symbolic states
- Consider state assignments

output encoding – similar problem to state assignment (Green – 00, Yellow – 01, Red – 10)

Inp	uts		Present :	State	Next State	Out	puts	
С	TL	TS				ST	Н	F
0	-	-	HG	1	HG	0	Green	Red
-	0	-	HG	.	HG	0	Green	Red
1	1	-	HG	.	HY	1	Green	Red
-	-	0	HY	.	HY	0	Yellow	Red
-	-	1	HY	.	FG	1	Yellow	Red
1	0	-	FG		FG	0	Red	Green
0	-	-	FG		FY	1	Red	Green
-	1	-	FG		FY	1	Red	Green
-	_	0	FY		FY	0	Red	Yellow
=	-	1	FY		HG	1	Red	Yellow
	SA1:		HG - 00	HY - 01	FG = 11	FY - 10		
	SA2:		HG - 00	HY - 10	FG - 01	FY - 11		
	SA3:		HG - 0001	HY = 0010) FG - 0100	FY - 1000	fone	e-hot)

Logic for different state assignments

 $NS1 = C \bullet TL \bullet PS1 \bullet PS0 + TS \bullet PS1 \bullet PS0 + TS \bullet PS1 \bullet PS0' + C \bullet PS1 \bullet PS0 + TL \bullet PS1 \bullet PS0 \\ NS0 = C \bullet TL \bullet PS1 \bullet PS0' + C \bullet TL \bullet PS1 \bullet PS0 + PS1' \bullet PS0 \\$

SA2

NS1 - C TL PS1 + TS PS1 + C PS1 PS0 NS0 - TS PS1 PS0 + PS1 PS0 + TS PS1 PS0


ST = C •TL •PS1' + C'•PS1'•PS0 + TS•PS1 H1 = PS0 F1 = PS0'

H0 - PS1 •PS0' F0 - PS1 •PS0

NS3 = C •PS2 + TL •PS2 + TS •PS3 NS1 = C •TL •PS0 + TS •PS1 NS 2 - TS PS1 + C TL PS2 NS0 - C PS0 + TL PS0 + TS PS3


ST - C -TL -PS0 + TS -PS1 + C -PS2 + TL -PS2 + TS -PS3 H1 - PS3 + PS2 F1 - PS1 + PS0 F0 - PS3

Vending machine example (PLD mapping)



Vending machine (cont'd)

- OPEN= Q1Q0 creates a combinational delay after Q1 and Q0 change
- This can be corrected by retiming, i.e., move flip-flops and logic through each other to improve delay
- $\begin{aligned} \text{OPEN= reset'} & (Q1 + D + Q0N)(Q0'N + Q0N' + Q1N + Q1D) \\ & = \text{reset'} & (Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D) \end{aligned}$
- Implementation now looks like a synchronous Mealy machine
- I it is common for programmable devices to have FF at end of logic



Vending machine (retimed PLD mapping) OPEN = reset'(Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D)

Finite state machine optimization

- State minimization
 - I fewer states require fewer state bits
 - I fewer bits require fewer logic equations
- Encodings: state, inputs, outputs
 - state encoding with fewer bits has fewer equations to implement
 however, each may be more complex
 - state encoding with more bits (e.g., one-hot) has simpler equations complexity directly related to complexity of state diagram
 - I input/output encoding may or may not be under designer control

Algorithmic approach to state minimization

- Goal identify and combine states that have equivalent behavior
- Equivalent states:
 - same output
 - for all input combinations, states transition to same or equivalent states
- Algorithm sketch
 - 1. place all states in one set
 - 2. initially partition set based on output behavior
 - 3. successively partition resulting subsets based on next state transitions
 - 1 4. repeat (3) until no further partitioning is required states left in the same set are equivalent
 - polynomial time procedure

State minimization example

Sequence detector for 010 or 110

Input Sequence Present State		xt State X=1	X=0	utput X=1
Reset S0 0 S1 1 S2 00 S3 01 S4 10 S5 11 S6	S1 S3 S5 S0 S0 S0 S0	S2 S4 S6 S0 S0 S0 S0	0 0 0 0 1 0	0 0 0 0 0

Method of successive partitions

Input		Next State		Output	
Seque nœ	Present State	X=0	X=1	X=0	X=1
Reset	S0	S1	S2 S4 S6 S0	0	0
0	S1	S3	S4	0	0
1	S2	S5 S0	S6	Ιo	0
00	S3	S0	S0	0	0
01	S4	S0	S0	1	0
10	S5	S0	S0	0	0
11	S6	S0	S0	1	0

S1 is equivalent to S2

(S0 S1 S2 S3 S4 S5 S6)

(S0 S1 S2 S3 S5) (S4 S6)

S3 is equivalent to S5 (S0 S3 S5) (S1 S2) (S4 S6) S4 is equivalent to S6


(S0) (S3 S5) (S1 S2) (S4 S6)


Minimized FSM

State minimized sequence detector for 010 or 110

Input		Nex	t State	Output		
Sequence	Present State	X=0	X=1	X=0	X=1	
Reset	so	S1'	S1'	0	0	
0 + 1	S1'	S3'	S4'	0	0	
X0	S3'	50	50	0	0	
X1	54'	50	50	1	0	
 <u> </u>						
 (so)						







Minimizing incompletely specified FSMs

- Equivalence of states is transitive when machine is fully specified
- But its not transitive when don't cares are present

e.g.,	state	output	
	S0	- 0	S1 is compatible with both S0 and S2
	S1	1 -	but S0 and S2 are incompatible
	52	- 1	*

No polynomial time algorithm exists for determining best grouping of states into equivalent sets that will yield the smallest number of final states

Minimizing states may not yield best circuit

Example: edge detector - outputs 1 when last two input changes from 0 to 1




Х	Q_1	Q.	Q ₁ °	Q ₀ *
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
-	1	1	0	0

 $Q_1^* = X (Q_1 xor Q_0)$ $Q_0^* = X Q_1 Q_0$

Another implementation of edge detector

■ "Ad hoc" solution - not minimal but cheap and fast



State assignment

- Choose bit vectors to assign to each "symbolic" state

- $\begin{array}{c} \textbf{I} & \text{with n state bits for m states there are } 2^n! \ / \ (2^n-m)! \\ & [\log n <= \ m <= \ 2^n] \\ & \textbf{I} & 2^n \ \text{codes possible for 1st state, } 2^n-1 \ \text{for 2nd, } 2^n-2 \ \text{for 3rd, } \dots \\ \end{array}$
- I huge number even for small values of n and m
 I intractable for state machines of any size
- heuristics are necessary for practical solutions
- optimize some metric for the combinational logic size (amount of logic and number of FFs)
 - speed (depth of logic and fanout)
 - l dependencies (decomposition)

State assignment strategies

- Possible strategies
 - sequential just number states as they appear in the state table
 - random pick random codes
 - one-hot use as many state bits as there are states (bit=1 -> state)
 - output use outputs to help encode states
 - I heuristic rules of thumb that seem to work in most cases
- No guarantee of optimality another intractable problem

One-hot state assignment

- - easy to encode
- easy to debug
- Small logic functions
 - I each state function requires only predecessor state bits as input
- Good for programmable devices
 - I lots of flip-flops readily available
 - I simple functions with small support (signals its dependent upon)
- Impractical for large machines
 - too many states require too many flip-flops
 - decompose FSMs into smaller pieces that can be one-hot encoded
- Many slight variations to one-hot
 - one-hot + all-0

Heuristics for state assignment

Adjacent codes to states that share a common next state

group 1's in next state map

I Q Q* O
i a c j
i b c k

group 1's in next state map I Q Q* O
i a b j
k a c l

Adjacent codes to states that share a common ancestor state

Adjacent codes to states that have a common output behavior

group 1's in output map



General approach to heuristic state assignment

- All current methods are variants of this
 - 1) determine which states "attract" each other (weighted pairs)
 - 2) generate constraints on codes (which should be in same cube)
 - 3) place codes on Boolean cube so as to maximize constraints satisfied (weighted sum)
- Different weights make sense depending on whether we are optimizing for two-level or multi-level forms
- Can't consider all possible embeddings of state clusters in Boolean cube
 - heuristics for ordering embedding
 - I to prune search for best embedding
 - expand cube (more state bits) to satisfy more constraints

Output-based encoding

- Reuse outputs as state bits use outputs to help distinguish states
 - I why create new functions for state bits when output can serve as well
 - I fits in nicely with synchronous Mealy implementations

Inputs C TL TS		TS	Present State	Next State	Out ST	puts H	F
0	-	-	HG	HG	0	00	10
-	0	-	HG	HG	0	00	10
1	1	-	HG	HY	1	00	10
-	-	0	HY	HY	0	01	10
-	-	1	HY	FG	1	01	10
1	0	-	FG	FG	0	10	00
0	-	-	FG	FY	1	10	00
-	1	-	FG	FY	1	10	00
-	-	0	FY	FY	0	10	01
-	-	1	FY	HG	1	10	01

HG = ST'H1"H0"F1 F0" + ST H1 H0"F1"F0 HY = STH1"H0"F1 F0" + ST'H1"H0F1 F0" FG = ST H1"H0 F1 F0" + ST'H1 H0"F1"F0" HY = STH1 H0"F1"F0" + ST'H1 H0"F1"F0

Output patterns are unique to states, we do not need ANY state bits – implement 5 functions (one for each output) instead of 7 (outputs plus 2 state bits)

Current state assignment approaches

- For tight encodings using close to the minimum number of state bits
- best of 10 random seems to be adequate (averages as well as heuristics)
- heuristic approaches are not even close to optimality
- used in custom chip design
- One-hot encoding
- easy for small state machines
- generates small equations with easy to estimate complexity
- common in FPGAs and other programmable logic
- Output-based encoding
 - ad hoc no tools
 - most common approach taken by human designers
 - yields very small circuits for most FSMs

Sequential logic implementation summary

- Models for representing sequential circuits

 - abstraction of sequential elements
 finite state machines and their state diagrams
 - I inputs/outputs
 - I Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure deriving state diagram

 - deriving state transition table
 determining next state and output functions
 - implementing combinational logic
- Implementation of sequential logic
 - state minimization
 - I state assignment
 - support in programmable logic devices