





Structural model
<pre>module xor_gate (out, a, b);</pre>
input a, b;
output out;
wire abar, bbar, t1, t2;
inverter invA (abar, a);
<pre>inverter invB (bbar, b);</pre>
and_gate and1 (t1, a, bbar);
<pre>and_gate and2 (t2, b, abar);</pre>
or_gate orl (out, t1, t2);
endmodule
CSE 370 - Winter 200 - Hardware Description Languages - 4

Simple behavior	al model		
# Continuous assignment			
module and_gate input output	<pre>(out, in1, in1, in2; out;</pre>	in2);	
reg assign #2 out	out; = in1 & in2	;	
endmodule	<u> </u>		
	delay to out	from input change put change	e
		F]
CSE 370	Winter 200 - Hardware Des	cription Languages - 5	

imple behavioral mode	3	
€ always block		
<pre>module and_gate (out, in input in1, in2</pre>	1, in2); ;	[
output out; reg out;		simulation register - keeps track of value of signal
always @(in1 or in2) b #2 out = in1 & in2; end	egin	
endmodule	specifies when block is executed ie. triggered by which signals	
CSE 370 - Winter 200 - Hardy	vare Description Langua	19es - 6





Comparator Example

```
module Compare1 (A, B, Equal, Alarger, Blarger);
input A, B;
output Equal, Alarger, Blarger;
assign #5 Equal = (A & B) | (~A & ~B);
assign #3 Alarger = (A & ~B);
assign #3 Blarger = (~A & B);
endmodule
```

CSE 370 - Winter 200 - Hardware Description Languages - 9

