## Sequential Circuits

H Another way to understand setup／hold／propagation time


CSE 370 －Spring 2001 －Sequential Logic－ 1

## Sequential logic examples

\＆Finite state machine concept
® FSMs are the decision making logic of digital designs
囚 partitioning designs into datapath and control elements
囚 when inputs are sampled and outputs asserted
H Basic design approach：a 4－step design process
H Implementation examples and case studies
囚 finite－string pattern recognizer
囚 complex counter
囚 traffic light controller
囚 door combination lock

## General FSM design procedure

H（1）Determine inputs and outputs
H（2）Determine possible states of machine
囚－state minimization
H（3）Encode states and outputs into a binary code
－state assignment or state encoding
囚－output encoding
囚－possibly input encoding（if under our control）
$\mathscr{H}$（4）Realize logic to implement functions for states and outputs
－combinational logic implementation and optimization
－choices made in steps 2 and 3 can have large effect on resulting logic

## Finite string pattern recognizer（step 1）

\＆Finite string pattern recognizer
囚 one input（ X ）and one output（ Z ）
囚 output is asserted whenever the input sequence ．．．010．．．has been observed，as long as the sequence 100 has never been seen
\＆Step 1：understanding the problem statement
囚 sample input／output behavior：
X： 00101010010 ．．．
Z： $00010101000 \ldots$

X： $11011010010 \ldots$
Z： $00000001000 \ldots$

## Finite string pattern recognizer（step 2）

H Step 2：draw state diagram
® for the strings that must be recognized，i．e．， 010 and 100
囚 a Moore implementation


CSE 370 －Spring 2001 －Sequential Logic－ 5

## Finite string pattern recognizer（step 2，cont＇d）

H Exit conditions from state S3：have recognized ．．． 010
囚 if next input is 0 then have $\ldots 0100=\ldots 100$（state S6）
囚 if next input is 1 then have $\ldots 0101=\ldots 01$（state S2）
\＆Exit conditions from S ：recognizes strings of form ．．． 0 （no 1 seen）囚 loop back to S 1 if input is 0
H Exit conditions from S4：recognizes strings of form ．．． 1 （no 0 seen）囚 loop back to S 4 if input is 1


## Finite string pattern recognizer（step 2，cont＇d）

H S 2 and S 5 still have incomplete transitions
$\triangle S 2=\ldots 01$ ；If next input is 1 ，
then string could be prefix of（01）1（00）
S4 handles just this case
$\triangle S 5=\ldots 10$ ；If next input is 1 ， then string could be prefix of（10）1（0） S2 handles just this case
H Reuse states as much as possible囚 look for same meaning囚 state minimization leads to smaller number of bits to represent states
H Once all states have a complete set of transitions we have a final state diagram


CSE 370 －Spring 2001 －Sequential Logic－ 7

## Finite string pattern recognizer

If Review of process
囚 understanding problem
$\boxtimes$ write down sample inputs and outputs to understand specification囚 derive a state diagram

区write down sequences of states and transitions for sequences to be recognized
囚 minimize number of states
凹add missing transitions；reuse states as much as possible
囚 state assignment or encoding
凹encode states with unique patterns
囚 simulate realization
区verify I／O behavior of your state diagram to ensure it matches specification

## Complex counter

If A synchronous 3-bit counter has a mode control M
囚 when $M=0$, the counter counts up in the binary sequence
$\triangle$ when $M=1$, the counter advances through the Gray code sequence

```
binary: 000, 001, 010, 011, 100, 101, 110, 111
```

Gray: 000, 001, 011, 010, 110, 111, 101, 100
\& Valid I/O behavior (partial)

| Mode Input M | Current State | Next State |
| :---: | :---: | :---: |
| 0 | 000 | 001 |
| 0 | 001 | 010 |
| 1 | 010 | 110 |
| 1 | 110 | 111 |
| 1 | 111 | 101 |
| 0 | 101 | 110 |
| 0 | 110 | 111 |

CSE 370 - Spring 2001 - Sequential Logic - 9

## Complex counter (state diagram)

H Deriving state diagram
® one state for each output combination
囚 add appropriate arcs for the mode control


## Digital combinational lock

H Door combination lock：
囚 punch in 3 values in sequence and the door opens；if there is an error the
lock must be reset；once the door opens the lock must be reset

囚 inputs：sequence of input values，reset
囚 outputs：door open／close
囚 memory：must remember combination or always have it available

囚 open questions：how do you set the internal combination？
凹stored in registers（how loaded？）
凹hardwired via switches set by user

## Determining details of the specification

\＆How many bits per input value？
\＆How many values in sequence？
$\mathscr{H}$ How do we know a new input value is entered？
H What are the states and state transitions of the system？


## Digital combination lock state diagram

\＆States： 5 states
囚 represent point in execution of machine
® each state has outputs
H Transitions： 6 from state to state， 5 self transitions， 1 global
© changes of state occur when clock says its ok囚 based on value of inputs

H Inputs：reset，new，results of comparisons
\＆Output：open／closed


CSE 370 －Spring 2001 －Sequential Logic－ 13

## Data－path and control structure

\＆Data－path
囚 storage registers for combination values
® multiplexer
囚 comparator
H Control

® finite－state machine controller
® control for data－path（which value to compare）


## State table for combination lock

H Finite－state machine
® refine state diagram to take internal structure into account $\triangle$ state table ready for encoding

| reset | new | equal | state | ntate | mux | open／closed |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | - | - | - | S1 | C1 | closed |
| 0 | 0 | - | S1 | S1 | C1 | closed |
| 0 | 1 | 0 | S1 | ERR | - | closed |
| 0 | 1 | 1 | S1 | S2 | C2 | closed |
| $\ldots$ |  |  |  |  |  |  |
| 0 | 1 | 1 | S3 | OPEN | - | open |

## Encodings for combination lock

H Encode state table
囚 state can be：S1，S2，S3，OPEN，or ERR
凹needs at least 3 bits to encode：000，001，010，011， 100
区and as many as 5：00001，00010，00100，01000， 10000
区choose 4 bits：0001，0010，0100，1000， 0000
囚 output mux can be：C1，C2，or C3
区needs 2 to 3 bits to encode
区choose 3 bits：001，010， 100
囚 output open／closed can be：open or closed区needs 1 or 2 bits to encode区choose 1 bit：1， 0


## Data－path implementation for combination lock

\＆Multiplexer
® easy to implement as combinational logic when few inputs
囚 logic can easily get too big for most PLDs


CSE 370 －Spring 2001 －Sequential Logic－ 17

## Data－path implementation（cont＇d）

\％Tri－state logic
囚utilize a third output state：＂no connection＂or＂float＂
® connect outputs together as long as only one is＂enabled＂
囚 open－collector gates can only output 0 ，not 1
区can be used to implement logical AND with only wires

open－collector connection （zero whenever one connection is zero， one otherwise－wired AND）

## Section summary

\＆FSM design
囚 understanding the problem
囚 generating state diagram
囚 implementation using synthesis tools
囚 iteration on design／specification to improve qualities of mapping
囚 communicating state machines
\＆Three case studies
囚 understand I／O behavior
囚 draw diagrams
＠enumerate states for the＂goal＂
© expand with error conditions
® reuse states whenever possible

