

Overview

- ◆ Last lecture
 - Logic simplification
 - ☛ Boolean cubes
 - ☛ Karnaugh maps
- ◆ Today
 - Incompletely specified functions
 - Design examples
 - k-maps for POS minimization

Incompletely specified functions

- ◆ Functions of n inputs have 2^n possible configurations
 - Some combinations may be unused
 - Call unused combinations "don't cares"
 - Exploit don't cares during logic minimization
 - Don't care \neq no output
- ◆ Example: A BCD increment-by-1
 - Function F computes the next number in a BCD sequence
 - ☛ If the input is 0010_2 , the output is 0011_2
 - BCD encodes decimal digits 0–9 as 0000_2 – 1001_2
 - ☛ Don't care about binary numbers 1010_2 – 1111_2

Truth table for a BCD increment-by-1

INPUTS				OUTPUTS			
A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	1	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

off-set for W: m0–m6, m9

on-set for W: m7 and m8

Don't care set for W:
We **don't care** about the output values

Notation

- ◆ Don't cares in canonical forms
 - Three distinct logical sets
 - ☛ {on}, {off}, {don't care}
- ◆ Canonical representations of a BCD increment-by-1
 - Minterm expansion
 - ☛ $W = m7 + m8 + d10 + d11 + d12 + d13 + d14 + d15$
 - Maxterm expansion
 - ☛ $W = M0 \cdot M1 \cdot M2 \cdot M3 \cdot M4 \cdot M5 \cdot M6 \cdot M9 \cdot D10 \cdot D11 \cdot D12 \cdot D13 \cdot D14 \cdot D15$

Karnaugh maps and don't cares

- ◆ Can treat don't cares as 0s or 1s
 - Depending on which is more advantageous
- ◆ $F(A,B,C,D) = \sum m(1,3,5,7,9) + d(6,12,13)$
 - Example: Minimize F with and without don't cares

		A			
		00	01	11	10
C	00	0	0	X	0
	01	1	1	1	X
11	11	1	1	0	0
	10	0	X	0	0

B

Karnaugh maps and don't cares (con't)


- ◆ $F(A,B,C,D) = \sum m(1,3,5,7,9) + d(6,12,13)$
 - $F = A'D + B'C'D$ *without using don't cares*
 - $F = A'D + C'D$ *using don't cares*

		A			
		00	01	11	10
CD	00	0	0	X	0
	01	1	1	X	1
11	11	1	1	0	0
	10	0	X	0	0

B

Assign X == "1"
⇒ allows a 2-cube rather than a 1-cube

Design example: A two-bit comparator



A	B	C	D	LT	EQ	GT
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	0	0	1
1	1	0	1	0	1	0
1	1	1	0	0	1	0
1	1	1	1	0	1	0

block diagram
truth table

Need a 4-variable Karnaugh map for each of the 3 output functions

Two-bit comparator (con't)

K-map for LT

CD		A			
		00	01	11	10
00	0	0	0	0	0
	1	1	5	0	0
01	3	1	7	1	0
	2	1	6	1	0

K-map for EQ

CD		A			
		00	01	11	10
00	0	0	1	0	0
	1	1	5	1	0
01	3	0	7	0	0
	2	0	6	0	1

K-map for GT

CD		A			
		00	01	11	10
00	0	0	0	1	1
	1	0	5	0	1
01	3	0	7	0	0
	2	0	6	0	1

LT = ?

EQ = ?

GT = ?

Two-bit comparator (con't)

CD		A			
		00	01	11	10
00	0	0	0	0	0
	1	1	0	0	0
01	3	1	1	0	1
	2	1	1	0	0


$$LT = A'B'D + A'C + B'CD$$

$$EQ = A'B'C'D + A'BC'D + ABCD + AB'CD' = (A \text{ xnor } C) \cdot (B \text{ xnor } D)$$

$$GT = BC'D + AC + ABD'$$

Two-bit comparator (con't)


Two ways to implement EQ:




$$EQ = A'B'C'D + A'BC'D + ABCD + AB'CD' = (A \text{ xnor } C) \cdot (B \text{ xnor } D)$$

XNOR approach looks simpler
But XNORs are complex


Example: XNOR constructed from 3 simple gates





Two-bit comparator design



Design example: Two-bit multiplier



Need a 4-variable Karnaugh map for each of the 4 output functions



Two-bit multiplier design

◆ Draw the circuit schematic

- $P_8 = A_2A_1B_2B_1$
- $P_4 = A_2B_2B_1' + A_2A_1B_2$
- $P_2 = A_2'A_1B_2 + A_1B_2B_1' + A_2B_2'B_1 + A_2A_1'B_1$
- $P_1 = A_1B_1$



CSE370, Lecture 7 15

Design example: BCD increment by 1

I8	I4	I2	I1	O8	O4	O2	O1
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	0
1	0	0	1	X	X	X	X
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

Need a 4-variable Karnaugh map for each of the 4 output functions

CSE370, Lecture 7 16



BCD increment by 1 design

◆ Draw the circuit schematic

- $O_8 = I_4 I_2 I_1 + I_8 I_1'$
- $O_4 = I_4 I_2' + I_4 I_1' + I_4 I_2 I_1$
- $O_2 = I_8 I_2' I_1 + I_2 I_1'$
- $O_1 = I_1'$

Loose end: POS minimization using k-maps

◆ Using k-maps for POS minimization

- Encircle the zeros in the map
- Interpret indices complementary to SOP form

		A			
		00	01	11	10
C	D	00	01	11	10
	1	1	0	0	1
	0	0	1	0	0
	1	1	1	1	1
		B			

$$F = (B'+C+D)(B+C+D')(A'+B'+C)$$

Check using de Morgan's on SOP

$$F' = BC'D' + B'C'D + ABC'$$

$$(F')' = (BC'D' + B'C'D + ABC')'$$

$$F = (BC'D')(B'C'D)(ABC)'$$

$$F = (B'+C+D)(B+C+D')(A'+B'+C)$$