## CSE 370 Spring 2006 Introduction to Digital Design

## Lecture 8: Introduction to Verilog



Last Lecture

- Design Examples a K-maps
- Minimization Algorithm

Today

- Introduction to Verilog


## Algorithm for two-level simplification

■ Algorithm: minimum sum-of-products expression from a Karnaugh map

- Step 1: choose an element of the ON-set
- Step 2: find "maximal" groupings of 1s and Xs adjacent to that element
E consider top/bottom row, left/right column, and corner adjacencies
—nis forms prime implicants (number of elements always a power of 2)
- Repeat Steps 1 and 2 to find all prime implicants
- Step 3: revisit the 1s in the K-map

Eif covered by single prime implicant, it is essential, and participates in final cover
■1s covered by essential prime implicant do not need to be revisited

- Step 4: if there remain 1s not covered by essential prime implicants - select the smallest number of prime implicants that cover the remaining 1 s

\author{

## Administrivia

 <br> ■ Homework 3 due Friday}

## Algorithm for two-level simplification (example)



3 primes around $A B^{\prime} C^{\prime} D^{\prime}$


2 primes around $A^{\prime} B^{\prime} D^{\prime}$


2 essential primes


2 primes around ABC'D

minimum cover ( 3 primes)

## Visit All in the On Set?



## Activity

■ List all prime implicants for the following K-map:

$■$ Which are essential prime implicants?
$\square$ What is the minimum cover?

## Loose end: POS minimization using k-maps

■ Using k-maps for POS minimization
E Encircle the zeros in the map

- Interpret indices complementary to SOP form


$$
F=\left(B^{\prime}+C+D\right)\left(B+C+D^{\prime}\right)\left(A^{\prime}+B^{\prime}+C\right)
$$

Check using de Morgan's on SOP

$$
\begin{aligned}
& F^{\prime}=B C^{\prime} D^{\prime}+B^{\prime} C^{\prime} D+A B C^{\prime} \\
& \left(F^{\prime}\right)^{\prime}=\left(B C^{\prime} D^{\prime}+B^{\prime} C^{\prime} D+A B C^{\prime}\right)^{\prime} \\
& \left(F^{\prime}\right)^{\prime}=\left(B C^{\prime} D^{\prime}\right)^{\prime}+\left(B^{\prime} C^{\prime} D\right)^{\prime}+\left(A B C^{\prime}\right)^{\prime} \\
& F=\left(B^{\prime}+C+D\right)\left(B+C+D^{\prime}\right)\left(A^{\prime}+B^{\prime}+C\right)
\end{aligned}
$$

## Ways of specifying circuits

■ Schematics

- Structural description
- Describe circuit as interconnected elements
-Build complex circuits using hierarchy
-Large circuits are unreadable
■ HDLs
- Hardware description languages

ENot programming languages

- Parallel languages tailored to digital design
— Synthesize code to produce a circuit


## Hardware description languages (HDLs)

■ Abel (~1983)

- Developed by Data-I/O
- Targeted to PLDs
- Limited capabilities (can do state machines)
- Verilog ( $\sim 1985$ )
- Developed by Gateway (now part of Cadence)

E Similar to C

- Moved to public domain in 1990

■ VHDL (~1987)

- DoD sponsored
- Similar to Ada


## Verilog

module toplevel(clock,reset);
input clock;
input reset;
reg flop1;
reg flop2
always @ (posedge reset or posedge clock) if (reset)
begin
flop1 <= 0;
flop2 <= 1;
end
else
begin
flop1 <= flop2.
flop2 <= flop1;
end
endmodule

## Verilog versus VHDL

■ Both "IEEE standard" languages
■ Most tools support both
■ Verilog is "simpler"
ELess syntax, fewer constructs
$■$ VHDL is more structured
E Can be better for large, complex systems

- Better modularization


## Simulation versus synthesis

■ Simulation
■ "Execute" a design to verify correctness
■ Synthesis

- Generate a netlist from HDL code



## Simulation versus synthesis (con't) <br> ■ Simulation

E Models what a circuit does

- Multiply is "*", ignoring implementation options
- Can include static timing
- Allows you to test design options
- Synthesis
- Converts your code to a netlist
- Can simulate synthesized design
- Tools map your netlist to hardware
$■$ Verilog and VHDL simulate and synthesize
- CSE370: Learn simulation

■ CSE467 (Advanced Digital Design): Learn synthesis

## Simulation

■ You provide an environment

- Using non-circuit constructs
- Read files, print, control simulation

■ Using Verilog simulation code

Note: We will ignore timing and test benches until next Verilog lecture


## Levels of abstraction

- Verilog supports 4 description levels
- Switch
- Gate

structural
- Dataflow

- Algorithmic
- Can mix \& match levels in a design
- Designs that combine dataflow and algorithmic constructs and synthesis are called RTL
- Register Transfer Level


## Structural versus behavioral Verilog

■ Structural

- Describe explicit circuit elements
- Describe explicit connections between elements
[Connections between logic gates
- Just like schematics, but using text

■ Behavioral

- Describe circuit as algorithms/programs
- What a component does
- Input/output behavior
- Many possible circuits could have same behavior
- Different implementations of a Boolean function


## Verilog tips

■ Do not write C-code

- Think hardware, not algorithms
- Verilog is inherently parallel

Compilers don't map algorithms to circuits well

- Do describe hardware circuits
- First draw a dataflow diagram
- Then start coding
- References
- Tutorial and reference manual are found in ActiveHDL help
- And in this week's reading assignment

■ "Starter's Guide to Verilog 2001" by Michael Ciletti copies for borrowing in hardware lab

## Basic building blocks: Modules

■ Instanced into a design
ENever called

- Illegal to nest module defs.

■ Modules execute in parallel
■ Names are case sensitive
■ // for comments
■ Name can't begin with a number

■ Use wires for connections
■and, or, not are keywords
$\square$ All keywords are lower case

- Gate declarations (and, or, etc)

// first simple example
module smpl ( $\mathrm{X}, \mathrm{Y}, \mathrm{A}, \mathrm{B}, \mathrm{C}$ ) ;
input $A, B, C$;
output X,Y;
wire $E$
and g1(E,A,B);
not g2( $Y, C$ );
or g3(X,E,Y);
LList outputs first
endmodule


## Modules are circuit components

■ Module has ports
EExternal connections
EA,B,C,X,Y in example
■ Port types

// previous example as a
// Boolean expression module smpl2 ( $X, Y, A, B, C$ ); input $A, B, C$; output X,Y; assign $X=(A \& B) \mid \sim C ;$ assign $Y=\sim C ;$
endmodule

## Structural Verilog




## Behavioral Verilog

Describe circuit behavior - Not implementation


```
module full_addr (Sum,Cout,A,B,Cin);
    input A, B, Cin;
    output Sum, Cout;
    assign {Cout, Sum} = A + B + Cin;
endmodule
```

\{Cout, Sum\} is a concatenation

## Behavioral 4-bit adder

```
module add4 (SUM, OVER, A, B);
    input [3:0] A;
    input [3:0] B;
    output [3:0] SUM;
    output OVER
    assign {OVER, SUM[3:0]} = A[3:0] + B[3:0];
endmodule
"[3:0] A" is a 4-wire bus labeled "A"
    Bit 3 is the MSB
    Bit O is the LSB
```

Can also write "[0:3] A"
Bit 0 is the MSB
Bit 3 is the LSB

Buses are implicitly connected
If you write BUS[3:2], BUS[1:0]
They become part of BUS[3:0]

## Numbers

■ Format: <sign><size><base format><number>

- Vectors

■ Values on a wire
■ $0,1, \boldsymbol{x}$ (don't care), $\boldsymbol{z}$ (tristate or unconnected)

- $A[3: 0]$ vector of 4 bits: $A[3], A[2], A[1], A[0]$
- Unsigned integer value

EIndices must be constants
E Concatenating bits/vectors
Ee.g. sign extend
$\square B[7: 0]=\{A[3], A[3], A[3], A[3], A[3: 0]\} ;$
$\square B[7: 0]=\{4\{A[3]\}, A[3: 0]\} ;$
Style: Use $a[7: 0]=b[7: 0]+c$;
Not $\mathrm{a}=\mathrm{b}+\mathrm{c}$;

- Legal syntax: $\mathrm{C}=$ \&A[6:7]; // logical and of bits 6 and 7 of $A$


## Data types

■ 14
— Decimal number
■ - 4'b11

- 4-bit 2's complement binary of 0011 (is 1101)

■ 12'b0000_0100_0110
— 12 bit binary number ( is ignored)
■ 3'h046
E 3-digit (12-bit) hexadecimal number
$\square$ Verilog values are unsigned

- C [4:0] $=\mathrm{A}[3: 0]+\mathrm{B}[3: 0]$;
nif $A=0110$ (6) and $B=1010(-6)$, then $C=10000$ (not 00000)
B is zero-padded, not sign-extended


## Operators

| Verilog Operator | Nome | Functional Group |
| :---: | :---: | :---: |
| () | bit-select or part-select |  |
| () | parenthesis |  |
|  | logical negation negation <br> reduction AND <br> reduction OR <br> reduction NAND <br> reduction NOR <br> reduction XNOR | Logical Bir-wise Reduction Reduction Reduction Reduction Reduction |
| + | unary (sign) plus unary (sign) minus | Arithmetic Arithmetic |
| 11 | concatenation | Concolenation |
| (1) | replication | Replication |
| ${ }_{\%}^{\prime}$ | multiply divide modulus | Arithmetic Arithmetic Arithmetic |
| * | binary plus binary minus | Arithmetic Arithmetic |
| $\begin{aligned} & \text { << } \\ & \gg \\ & \hline \end{aligned}$ | shift left shift right | $\begin{aligned} & \text { Shify } \\ & \text { Shify } \end{aligned}$ |

Similar to C operators

## Continuous assignment

■ Assignment is continuously evaluated

- Corresponds to a logic gate
- Assignments execute in parallel



## Example: A comparator

```
module Compare1 (Equal, Alarger, Blarger, A, B);
    input A, B;
    output Equal, Alarger, Blarger;
    assign Equal = (A & B) | (~A & ~B);
    assign Alarger = (A & ~B);
    assign Blarger = (~A & B);
endmodule
```

Top-down design and bottom-up design are both okay
$\Rightarrow$ module ordering doesn't matter
$\Rightarrow$ because modules execute in parallel

## Comparator example (con't)

// Make a 4-bit comparator from 4 1-bit comparators
module Compare4(Equal, Alarger, Blarger, A4, B4); input [3:0] A4, B4;
output Equal, Alarger, Blarger;
wire e0, e1, e2, e3, Al0, Al1, Al2, Al3, B10, Bl1, Bl2, Bl3;
Compare1 cp0(e0, Al0, B10, A4[0], B4[0]);
Compare1 cp1(e1, Al1, Bl1, A4[1], B4[1]);
Compare1 cp2(e2, Al2, B12, A4[2], B4[2]);
Compare1 cp3(e3, Al3, Bl3, A4[3], B4[3], );
assign Equal $=(e 0 \& e 1 \& e 2 \& e 3) ;$
assign Alarger $=($ Al3 | (Al2 \& e3)
(Al1 \& e3 \& e2)
(Al0 \& e3 \& e2 \& e1));
assign Blarger $=$ (~Alarger \& $\sim$ Equal); endmodule

## Functions

■ Use functions for complex combinational logic

```
module and_gate (out, in1, in2);
    input
    in1, in2;
    output
    out;
    assign out = myfunction(in1, in2);
    function myfunction;
        input in1, in2;
        begin
            myfunction = in1 & in2;
        end
    endfunction Benefit:
                            Functions force a result
                            Compiler will fail if function
                                does not generate a result
```


## Sequential Verilog--Assignments- watch out!

- Blocking versus Non-blocking

```
reg B, C, D;
```

```
always @(posedge clk)
```

always @(posedge clk)
begin
begin
B = A;
B = A;
C = B;
C = B;
D = C;

```
        D = C;
```

    end
    reg B, C, D;
always @(posedge clk)
begin
$\mathrm{B}<=\mathrm{A} ;$
$\mathrm{C}<=\mathrm{B} ;$
D <= C;
end


## Sequential Verilog-- Blocking and non-blocking assignments

$■$ Blocking assignments ( $\mathrm{Q}=\mathrm{A}$ )

- Variable is assigned immediately

ENew value is used by subsequent statements
■ Non-blocking assignments ( Q <= A)
■ Variable is assigned after all scheduled statements are executed

- Value to be assigned is computed but saved for later
- Usual use: Register assignment

ERegisters simultaneously take new values after the clock edge
■ Example: Swap
$\mathrm{A}<=\mathrm{B}$;
end

## Summary of two-level combinational-logic

- Logic functions and truth tables
- AND, OR, Buf, NOT, NAND, NOR, XOR, XNOR
- Minimal set
- Axioms and theorems of Boolean algebra
- Proofs by re-writing
- Proofs by perfect induction (fill in truth table)
$\square$ Gate logic
- Networks of Boolean functions
- NAND/NOR conversion and de Morgan's theorem

■ Canonical forms

- Two-level forms

I Incompletely specified functions (don't cares)
$\square$ Simplification
E Two-level simplification (K-maps)

## Solving combinational design problems

■ Step 1: Understand the problem

- Identify the inputs and outputs
- Draw a truth table
- Step 2: Simplify the logic
- Draw a K-map
- Write a simplified Boolean expression
-SOP or POS
EUse don't cares
■ Step 3: Implement the design
— Logic gates and/or Verilog

