## CSE 370 Spring 2006 Introduction to Digital Design

## Lecture 9: Multilevel Logic



Last Lecture
■ Introduction to Verilog
Today

- Multilevel Logic

■ Hazards

## Administrivia

■ Hand in Homework \#3
■ Homework \#3 posted this afternoon
■ Lab \#4 posted.

■ A note from Adrienne:

When it says write an expression in canonical minterm form or canonical maxterm form, unless it explicitly says to use the shorthand $m$ and $M$ notation, please write a Boolean expression. (Not deducted for in HW\#2-\#3 or on the Quiz.)

## Sequential Verilog-- Blocking and non-blocking assignments

$■$ Blocking assignments $(\mathrm{Q}=\mathrm{A})$

- Variable is assigned immediately
new value is used by subsequent statements
■ Non-blocking assignments ( Q <= A)
- Variable is assigned after all scheduled statements are executed
- Value to be assigned is computed but saved for later

■ Usual use: Register assignment
Registers simultaneously take new values after the clock edge
■ Example: Swap
always @(posedge CLK)
begin
temp $=B$;
$\mathrm{A}=$ temp;
end
always @(posedge CLK)
begin
A <= B;
$B<=A ;$
end

## Timing diagrams

■ "Sideways" truth tables
E Show time-response of circuits
EReal gates have real delays

- Example: A' • A = 0 Delays cause transient $\mathrm{F}=1$


Some texts call timing diagrams "waveforms"

## Timing diagram for $\mathrm{F}=\mathrm{A}+\mathrm{BC}$

$\square$ Time waveforms for $F_{1}-F_{4}$ are identical - Except for timing hazards (glitches)

- More on this shortly...



## Example: $\mathrm{F}=\mathrm{A}+\mathrm{BC}$ in 2-level

 logic

## Multilevel logic

■ Basic idea: Simplify logic using >2 gate levels
■ Time-space (speed versus gate count) tradeoff

- Two-level logic usually

■ Has smaller delays (faster circuits)
-But more gates and more wires (more circuit area)
ESometimes has large fan-ins (slow)
— Easier to eliminate hazards
■ Multilevel logic usually

- Has less gates (smaller circuits)
-But can be slower (more gate delays)
- Harder to eliminate hazards


## Multilevel logic example

Function $X$
ESOP: $X=A D F+A E F+B D F+B E F+C D F+C E F+G$ $\square X$ is minimized!

ISix 3-input ANDs; one 7-input OR; 25 wires
Multilevel: $X=(A+B+C)(D+E) F+G$
-Factored form
One 3-input OR, two 2-input OR's, one 3-input AND; 10 wires

3-level circuit


Multilevel NAND/NAND conversion
$F=A(B+C D)+B C^{\prime}$
original
AND-OR
network
introduce bubbles
(conserve inversions)

## Multilevel NOR/NOR conversion

## $F=A(B+C D)+B C$



## Generic multilevel conversion

$F=A B C+B C+D=A X+X+D$
(a)

(c)

distribute bubbles
some mismatches
(b)

add double bubbles at inputs
(d)

insert inverters to fix mismatches

## AND-OR-Invert and OR-ANDInvert blocks

- AOI and OAI are dense 3-level building blocks
$-2 \times 2$ AOI uses only 8 transistors
- Minimal delay




## Using AOI and OAI blocks

- Approach
- Start by finding F'
-If using AOI, find $\mathrm{F}^{\prime}$ in minimized SOP form
- If using OAI, find $\mathrm{F}^{\prime}$ in minimized POS form

■ Form AOI as ( $\mathrm{F}^{\prime}$ )'
■ Example: $\mathrm{F}=\mathrm{A}^{\prime} \mathrm{B}+\mathrm{AB}{ }^{\prime}$
■SOP form: $\mathrm{F}^{\prime}=\mathrm{A}^{\prime} \mathrm{B}^{\prime}+\mathrm{AB}$
■ AOI form: $\mathrm{F}=\left(\mathrm{A}^{\prime} \mathrm{B}^{\prime}+\mathrm{AB}\right)^{\prime}$


Example: AOI and OAI
c


AOI form - Use SOP
B
OAI form - Use POS
$F^{\prime}=A^{\prime} B^{\prime}+A^{\prime} C+B^{\prime} C$
$\mathrm{F}^{\prime}=\left(\mathrm{B}^{\prime}+\mathrm{C}\right)\left(\mathrm{A}^{\prime}+\mathrm{C}\right)\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}\right)$
$F=\left(A^{\prime} B^{\prime}+A^{\prime} C+B^{\prime} C\right)^{\prime}$
$F=\left[\left(B^{\prime}+C\right)\left(A^{\prime}+C\right)\left(A^{\prime}+B^{\prime}\right)\right]^{\prime}$

$\mathrm{B}^{\prime}=+\mathrm{C}$
C
$\mathrm{A}^{\prime}=+\mathrm{+}$
C
$\mathrm{A}^{\prime}=+\mathrm{+}$
$\mathrm{~B}^{\prime}=+\mathrm{F}$

## Issues with multilevel design

■ No global definition of "optimal" multilevel circuit

- Optimality depends on user-defined goals
- Synthesize an implementation that meets design goals
$\square$ Synthesis requires CAD-tool help
- No simple hand methods like K-maps
- CAD tools manipulate Boolean expressions
-Factoring, decomposition, etc.
- Covered in more detail in CSE467


## Multilevel logic summary

■ Advantages over 2-level logic

- Smaller circuits
- Reduced fan-in
- Less wires

■ Disadvantages w.r.t 2-level logic

- More difficult design

Less powerful optimizing tools

- Dynamic hazards

■ What you should know for CSE370

- The basic multilevel idea


## Hazards/glitches

■ Hazards/glitches: Undesired output switching

- Occurs when different pathways have different delays
- Wastes power; causes circuit noise
- Dangerous if logic makes a decision while output is unstable
- Dangerous if using asynchronous circuits
- Solutions

E Design hazard-free circuits -Difficult when logic is multilevel

- Wait until signals are stable
- Use synchronous circuits


## Types of hazards

■ Static 1-hazard

- Output should stay logic 1
- Gate delays cause brief glitch to logic 0
- Static 0-hazard
- Output should stay logic 0

- Gate delays cause brief glitch to logic 1
- Dynamic hazards

- Output should toggle cleanly
- Gate delays cause multiple transitions


## Static hazards

■ Occur when a literal and its complement momentarily assume the same value

- Through different paths with different delays
- Causes an (ideally) static output to glitch




## Dynamic hazards

■ Occur when a literal assumes multiple values

- Through different paths with different delays
- Causes an output to toggle multiple times

$\qquad$

Dynamic hazards

## Eliminating static hazards

■ In 2-level logic circuits

- Assuming single-bit changes
$■$ Key idea: Glitches happen when a changing input spans separate k-map encirclements
■ Example: 1101 to 0101 change can cause a static-1 glitch

F = AC' + A'D



## Eliminating static hazards (con't)

$■$ Solution: Add redundant k-map encirclements E Ensure that all single-bit changes are covered - First eliminate static-1 hazards: Use SOP form


## Summary of hazards

■ We can eliminate static hazards in 2-level logic

- For single-bit changes

E Eliminating static hazards also eliminates dynamic hazards

- Hazards are a difficult problem
- Multiple-bit changes in 2-level logic are hard
- Static hazards in multilevel logic are harder
- Dynamic hazards in multilevel logic are harder yet
$■$ CAD tools and simulation/testing are indispensable
- Test vectors probe a design for hazards


