CSE 370 Spring 2006 Introduction to Digital Design Lecture 17: Introduction to Finite State Machines



Last Lecture

- Clock Skew
- Asynchronous Inputs
- Registers

Today

Finite State Machines

Ad	min	istri	via
AU		ISUI	

Homework 6 due Friday

Finite State Machin	es
---------------------	----

🔽 🜀 Search * M 🔕 🥩 PageBack 🦘 Check * 🌂 AutoLink * 🗊 Autol 🖉 🛃 Options 🥔

5/10 Computer Organization I

5/17 Sequential Examples

5/24 Sequential Examples

5/31 Field Programmable Gate Arrays

5/1 Clock Skew, Asynchronous Inputs, 5/3 Introduction to Finite State Machine

4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4
 4

2.2

5/12

6/2

💁 • 🗊 · 🗰 • 🗆 Bage •

Moore and Mealy Machines

Computer Organization II

5/19 No Class: Undergraduate Research

5/26 Optimizing Finite State machines

Homework 6 due

Homework 7 due

Symposium

Course Review

Course Evaluations

Homework 9 due

🕒 Interne

1, 100%

- Sequential circuits
 - primitive sequential elements
 - combinational logic

Core) - @ http://www.cs.washington.edu/education/courses/cse370/CurrentQtr/calendar.htm

Registers

5/8 More Finite State Machines

5/15 Finite State Machine Examples

State Encoding

Homework S due

5/29 No Class: Holiday!

6/5 Final Exam 8:30-10:20 a.m.

5/22

Ele Edit View Favorites Iools Help

🔘 💠 📓 CSE 370 Calendar

5, pp. 259-278

Lab 6

Reading: Finish

Chapter 6, pp. 307-326

Lab 7

Reading: Finish

Chapter 7, pp. 355-367

8

Lab 8

Reading

9

Lab 9

Reading

10

Lab 9

Reading:

Finals Week

Google -

- Models for representing sequential circuits
 finite-state machines (Moore and Mealy)
- Basic sequential circuits revisited
 - shift registers
 - counters
- Design procedure
 - state diagrams
 - state transition table
 - next state functions
- Hardware description languages

Abstraction of state elements

- Divide circuit into combinational logic and state
- Localize the feedback loops and make it easy to break cycles
- Implementation of storage elements leads to various forms of sequential logic



Forms of sequential logic

- Asynchronous sequential logic state changes occur whenever state inputs change (elements may be simple wires or delay elements)
- Synchronous sequential logic state changes occur in lock step across all storage elements (using a periodic waveform - the clock)



Finite state machine representations

- States: determined by possible values in sequential storage elements
- Transitions: change of state
- Clock: controls when state can change by controlling storage elements
- Sequential logic
 - sequences through a series of states
 - based on sequence of values on input signals
 - clock period defines elements of sequence



Example finite state machine diagram

- Combination lock from earlier
 - 5 states
 - 5 self-transitions
 - 6 other transitions between states
 - 1 reset transition (from all states) to state S1



Can any sequential system be represented with a state diagram?



Counters are simple finite state machines

- Counters
 - proceed through well-defined sequence of states in response to enable
- Many types of counters: binary, BCD, Gray-code
 - 3-bit up-counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, ...
 - 3-bit down-counter: 111, 110, 101, 100, 011, 010, 001, 000, 111, ...



How do we turn a state diagram into logic?

- Counter
 - 3 flip-flops to hold state
 - logic to compute next state
 - clock signal controls when flip-flop memory can change
 - wait long enough for combinational logic to compute new value
 - don't wait too long as that is low performance



FSM design procedure

- Start with counters
 - simple because output is just state
 - simple because no choice of next state based on input
- State diagram to state transition table
 - tabular form of state diagram
 - like a truth-table
- State encoding
 - decide on representation of states
 - for counters it is simple: just its value
- Implementation
 - If flip-flop for each state bit
 - combinational logic based on encoding

FSM design procedure: state diagram to encoded state transition table

- Tabular form of state diagram
- Like a truth-table (specify output for all input combinations)
- Encoding of states: easy for counters just use value



current state		rent state	next state	
	0	000	001	1
	1	001	010	2
	2	010	011	3
	3	011	100	4
	4	100	101	5
	5	101	110	6
	6	110	111	7
	7	111	000	0

Implementation



Back to the shift register

Input determines next state







More complex counter example

- Complex counter
 - repeats 5 states in sequence
 - not a binary number representation
- Step 1: derive the state transition diagram
 - count sequence: 000, 010, 011, 101, 110
- Step 2: derive the state transition table from the state transition diagram



note the don't care conditions that arise from the unused state codes

More complex counter example (cont'd)

Step 3: K-maps for next state functions

 $\begin{array}{c|cccc}
C + & C \\
\hline
0 & 0 & 0 & X \\
\hline
X & 1 & X & 1 \\
\hline
\end{array}$





C+ <= AB+ <= B' + A'C'

A + < = BC'

Self-starting counters (cont'd)

Re-deriving state transition table from don't care assignment



Self-starting counters

- Start-up states
 - at power-up, counter may be in an unused or invalid state
 - designer must guarantee that it (eventually) enters a valid state
- Self-starting solution
 - design counter so that invalid states eventually transition to a valid state
 - may limit exploitation of don't cares



Activity

- 2-bit up-down counter (2 inputs)
 - direction: D = 0 for up, D = 1 for down
 - **count:** C = 0 for hold, C = 1 for count

Activity (cont'd)

Counter/shift-register model

- Values stored in registers represent the state of the circuit
- Combinational logic computes:
 - next state
 - Ifunction of current state and inputs
 - outputs





General state machine model

- Values stored in registers represent the state of the circuit
- Combinational logic computes:
 - next state
 - function of current state and inputs
 - outputs
 - function of current state and inputs (Mealy machine)
 - function of current state only (Moore machine)

