
## CSE 370 Spring 2006 Introduction to Digital Design

### Lecture 18: Moore and Mealy Machines



#### Last Lecture


Finite State Machines


#### Today

Moore and Mealy Machines

## **Counter/shift-register model**


- Values stored in registers represent the state of the circuit
- Combinational logic computes:
  - next state
    - Ifunction of current state and inputs
  - outputs






### **General state machine model**

- Values stored in registers represent the state of the circuit
- Combinational logic computes:
  - next state
    - function of current state and inputs
  - outputs
    - function of current state and inputs (Mealy machine)function of current state only (Moore machine)



## State machine model (cont'd)


- States: S<sub>1</sub>, S<sub>2</sub>, ..., S<sub>k</sub>
- Inputs: I<sub>1</sub>, I<sub>2</sub>, ..., I<sub>m</sub>
- Outputs: O<sub>1</sub>, O<sub>2</sub>, ..., O<sub>n</sub>
- **Transition function:**  $F_s(S_i, I_j)$
- Output function:  $F_o(S_i)$  or  $F_o(S_i, I_j)$



## Comparison of Mealy and Moore machines

- Mealy machines tend to have less states
  - different outputs on arcs (n<sup>2</sup>) rather than states (n)
- Moore machines are safer to use
  - outputs change at clock edge (always one cycle later)
  - In Mealy machines, input change can cause output change as soon as logic is done – a big problem when two machines are interconnected – asynchronous feedback may occur if one isn't careful
- Mealy machines react faster to inputs
  - react in same cycle don't need to wait for clock
  - In Moore machines, more logic may be necessary to decode state into outputs – more gate delays after clock edge


## **Comparison of Mealy and Moore machines (cont'd)**



## Specifying outputs for a Moore machine


Output is only function of state

- specify in state bubble in state diagram
- example: sequence detector for 01 or 10




## Specifying outputs for a Mealy machine

- Output is function of state and inputs
   specify output on transition arc between states
  - example: sequence detector for 01 or 10



## Registered Mealy machine (really Moore)

- Synchronous (or registered) Mealy machine
  - registered state AND outputs
  - avoids 'glitchy' outputs
  - easy to implement in PLDs
- Moore machine with no output decoding
  - outputs computed on transition to next state rather than after entering
  - view outputs as expanded state vector




Current State

## Example: vending machine (cont'd)

Suitable abstract representation tabulate typical input sequences: Reset 3 nickels nickel, dime S0 dime, nickel two dimes S1 draw state diagram: ■inputs: N, D, reset S5 S4 S6 S3 output: open chute (open) (open) [open] assumptions: S7 S8 assume N and D asserted lopen [open] for one cycle each state has a self loop for N = D = 0 (no coin)


## **Example: vending machine**

- Release item after 15 cents are deposited
- Single coin slot for dimes, nickels
- No change



## Example: vending machine (cont'd)

■ Minimize number of states - reuse states whenever possible




## Example: vending machine (cont'd)

#### Uniquely encode states

present state <u>Q1 Q0</u>	inputs D N		next state D1 D0	output open	
0 0	0	0	0 0	0	
	0		0 1	0	
	1	0	1 0	0	
	1	1		_	
0 1	0	0	0 1	0	
	0	1	1 0	0	
	1	0	1 1	0	
	1	1		_	
1 0	0	0	1 0	0	
	0	1	1 1	0	
	1	0	1 1	0	
	1	1		-	
1 1	-	-	1 1	1	

### **Example: Moore implementation**



## Example: vending machine (cont'd)

#### One-hot encoding

	pre	eser	nt st	ate	inp	outs	ne	xt s	tate	outp	out	
	Q3	Q2	Q1	Q0	D	N	D3	3 D2	2 D1	D0	open	
	0	0	0	1	0	0	0	0	0	1	0	_
					0	1	0	0	1	0	0	
					1	0	0	1	0	0	0	
					1	1	-	-	-	-	-	
	0	0	1	0	0	0	0	0	1	0	0	
					0	1	0	1	0	0	0	
					1	0	1	0	0	0	0	
					1	1	-	-	-	-	-	
	0	1	0	0	0	0	0	1	0	0	0	
					0	1	1	0	0	0	0	
					1	0	1	0	0	0	0	
_					1	1	-	-	-	-	-	
	1	0	0	0	-	-	1	0	0	0	1	


#### D0 = Q0 D' N'

- D1 = Q0 N + Q1 D' N'
- D2 = Q0 D + Q1 N + Q2 D' N'
- D3 = Q1 D + Q2 D + Q2 N + Q3


OPEN = Q3

## Equivalent Mealy and Moore state diagrams


 Moore machine
 outputs associated with state



- Mealy machine
  - outputs associated with transitions




### **Example: Mealy implementation**



### **Example: Mealy implementation**


 $\begin{array}{rll} D0 & = Q0'N + Q0N' + Q1N + Q1D \\ D1 & = Q1 + D + Q0N \\ OPEN & = Q1Q0 + Q1N + Q1D + Q0D \end{array}$ 

make sure OPEN is 0 when reset – by adding AND gate




## Vending machine: Moore to synch. Mealy


- OPEN = Q1Q0 creates a combinational delay after Q1 and Q0 change in Moore implementation
- This can be corrected by retiming, i.e., move flip-flops and logic through each other to improve delay
- OPEN.d = (Q1 + D + Q0N)(Q0'N + Q0N' + Q1N + Q1D) = Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D



## Vending machine: Mealy to synch. Mealy




## **Mealy and Moore examples**



# Mealy and Moore examples (cont'd)

Recognize A,B = 1,0 then 0,1




## **HDLs and Sequential Logic**


- Flip-flops
  - representation of clocks timing of state changes
  - asynchronous vs. synchronous
- FSMs
  - structural view (FFs separate from combinational logic)
  - behavioral view (synthesis of sequencers not in this course)
- Data-paths = data computation (e.g., ALUs, comparators) + registers
  - use of arithmetic/logical operators
  - control of storage elements

## Example: reduce-1-string-by-1

Remove one 1 from every string of 1s on the input



Mealy




## Verilog FSM - Reduce 1s example

#### Moore machine

module reduce (clk, reset, in, out); input clk, reset, in; output out;

parameter zero = 2'b00; parameter onel = 2'b01; parameter twols = 2'b10;

reg out; reg [2:1] state; // state variables reg [2:1] next\_state;



state assignment

## Moore Verilog FSM (cont'd)

always @(in or state) 🛶 🚽 case (state) zero: // last input was a zero begin if (in) next\_state = onel; else next\_state = zero; end onel: // we've seen one 1 begin if (in) next\_state = twols; else next\_state = zero; end twols: // we've seen at least 2 ones begin if (in) next\_state = twols; else next\_state = zero; end endcase

crucial to include all signals that are input to state determination


> note that output depends only on state

always @(state)
case (state)
 zero: out = 0;
 onel: out = 0;
 twols: out = 1;
 endcase

endmodule

### **Mealy Verilog FSM**

module reduce (clk, reset, in, out); input clk, reset, in; output out; reg out; reg state; // state variables reg next\_state; always @(posedge clk) if (reset) state = zero; else state = next\_state; always @(in or state) case (state) zero: // last input was a zero begin out = 0; if (in) next\_state = one; else next\_state = zero; end one: // we've seen one 1 if (in) begin next\_state = one; out = 1; end else begin next\_state = zero; out = 0; end endcase endmodule



### **Synchronous Mealy Machine**

module reduce (clk, reset, in, out); input clk, reset, in; output out; reg out; reg state; // state variables always @(posedge clk) if (reset) state = zero; else case (state) zero: // last input was a zero begin out = 0; if (in) state = one; else state = zero; end // we've seen one 1 one: if (in) begin state = one; out = 1; end else begin state = zero; out = 0; end endcase endmodule

### **Finite state machines summary**

- Models for representing sequential circuits
  - abstraction of sequential elements
  - finite state machines and their state diagrams
  - inputs/outputs
  - Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
  - deriving state diagram
  - deriving state transition table
  - determining next state and output functions
  - implementing combinational logic
- Hardware description languages