## CSE 370 Spring 2006 Introduction to Digital Design <br> Lecture 19: More Moore and Mealy Machines



## Last Lecture

- Moore and Mealy Machines


## Today

■ Moore and Mealy Machines

## Quiz Review

1. In this problem we want to design a three bit Grey code counter. This counter will cycle through the following states

000,001,011,010,110,111,101,100,000,etc.
in the order listed above. Further the counter should provide a reset input (call it $R$ ) which if it is set will return the counter to the state 000
a) Draw a state transition diagram for this counter. Each state should be labeled by the three bits listed above. You should label the transitions between these states with arrows labeled by the value R takes.
b) Create and fill out a state transition table for this counter. It should have four inputs and three outputs.


b) | $R$ | $A$ | $B$ | $C$ | $O_{1}$ | $0_{2}$ | $0_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 2 | - | 0 | 0 | 0 |  |



## Administrivia

- HW 7 Out
- Lab 7 this week
- Quiz 3 graded, pick up (Average 8.74, Median 9.9)


## Quiz Review

c) Draw a circuit which implements the counter and changes state at the positive edge of the clock. Your circuit should have as input R and as output the bits of the counter, S1, S2, and S3. You are allowed to use any-fan in AND and OR gates, inverters as well as


$$
\begin{aligned}
& O_{2}=B C^{\prime}+A^{\prime} C \\
& O_{3}=A B+A^{\prime} B^{\prime} \quad R=1
\end{aligned}
$$



$$
0_{1}=o_{2}=o_{3}=0
$$

## Comparison of Mealy and Moore machines (cont'd)

## FSM design

Moore


■ Mealy


■ Synchronous Mealy


- FSM-design procedure

1. State diagram and state-transition table
2. State minimization
3. State assignment (or state encoding)
4. Minimize next-state logic
5. Implement the design

## Example: Sequence detector

■ Design a circuit to detect 3 or more 1's in a bit string

- Assume Moore machine
- Assume D flip-flops
- Assume flip-flops have a reset


## 1. State diagram and statetransition table



| current |  |  | $\begin{array}{l}\text { next } \\ \text { reset }\end{array}$ | state |
| :---: | :---: | :--- | :---: | :---: | input \(\left.\begin{array}{c}current <br>

state\end{array}\right)\)

## 2. State minimization \& 3 . State encoding

$■$ State diagram is already minimized

- Try a binary encoding


| current |  |  | next <br> reset | state |
| :---: | :---: | :--- | :---: | :---: | input | current |
| :---: |
| state |
| output |

## 5. Implement the design



## 4. Minimize next-state logic



```
```

Notation

```
```

Notation
M := MSB
M := MSB
L := LSB
L := LSB
In := Input

```
```

    In := Input
    ```
```



Out $+=$ ML


## Example: vending machine

■ Release item after 15 cents are deposited

- Single coin slot for dimes, nickels

■ No change


## Example: vending machine (cont'd)

■ Suitable abstract representation

- tabulate typical input sequences: m 3 nickels
Enickel, dime
-dime, nickel
ntwo dimes
- draw state diagram:
minputs: N, D, reset
Eoutput: open chute
E assumptions:
massume N and D asserted for one cycle
meach state has a self loop for $\mathrm{N}=\mathrm{D}=0$ (no coin)



## Example: vending machine (cont'd)



## Example: Moore implementation

■ Mapping to logic

$\mathrm{D} 1=\mathrm{Q} 1+\mathrm{D}+\mathrm{Q} 0 \mathrm{~N}$
$\mathrm{DO}=\mathrm{Q} 0{ }^{\prime} \mathrm{N}+\mathrm{Q} 0 \mathrm{~N}^{\prime}+\mathrm{Q} 1 \mathrm{~N}+\mathrm{Q} 1 \mathrm{D}$
OPEN $=$ Q1 Q0

## Example: vending machine (cont'd)

■ One-hot encoding

$D 0=Q 0 D^{\prime} N^{\prime}$
$\mathrm{D} 1=\mathrm{Q} 0 \mathrm{~N}+\mathrm{Q} 1 \mathrm{D}^{\prime} \mathrm{N}^{\prime}$
$\mathrm{D} 2=\mathrm{Q} 0 \mathrm{D}+\mathrm{Q} 1 \mathrm{~N}+\mathrm{Q} 2 \mathrm{D}^{\prime} \mathrm{N}^{\prime}$
$\mathrm{D} 3=\mathrm{Q} 1 \mathrm{D}+\mathrm{Q} 2 \mathrm{D}+\mathrm{Q} 2 \mathrm{~N}+\mathrm{Q} 3$

OPEN $=$ Q3

## Equivalent Mealy and Moore state diagrams

■ Moore machine
■ outputs associated with state


- Mealy machine

E outputs associated with transitions


## Example: Mealy implementation



DO $\quad=\mathrm{QO} 0^{\prime} \mathrm{N}+\mathrm{Q} 0 \mathrm{~N}^{\prime}+\mathrm{Q} 1 \mathrm{~N}+\mathrm{Q} 1 \mathrm{D}$ D1 $\quad=\mathrm{Q} 1+\mathrm{D}+\mathrm{Q} 0 \mathrm{~N}$
$\mathrm{OPEN}=\mathrm{Q} 1 \mathrm{Q} 0+\mathrm{Q} 1 \mathrm{~N}+\mathrm{Q} 1 \mathrm{D}+\mathrm{Q} 0 \mathrm{D}$

## Example: Mealy implementation

DO $\quad=\mathrm{QO}{ }^{\prime} \mathrm{N}+\mathrm{Q} 0 \mathrm{~N}^{\prime}+\mathrm{Q} 1 \mathrm{~N}+\mathrm{Q1D}$
$\mathrm{D} 1=\mathrm{Q} 1+\mathrm{D}+\mathrm{Q} 0 \mathrm{~N}$
OPEN $=\mathrm{Q} 1 \mathrm{QO}+\mathrm{Q} 1 \mathrm{~N}+\mathrm{Q} 1 \mathrm{D}+\mathrm{Q} 0 \mathrm{D}$
make sure OPEN is 0 when reset - by adding AND gate


Vending machine: Moore to synch. Mealy

- OPEN = Q1Q0 creates a combinational delay after Q1 and Q0 change in Moore implementation
- This can be corrected by retiming, i.e., move flip-flops and logic through each other to improve delay
■ OPEN. $\mathrm{d}=(\mathrm{Q} 1+\mathrm{D}+\mathrm{Q} 0 \mathrm{~N})\left(\mathrm{QO} \mathrm{N}^{\prime}+\mathrm{Q} 0 \mathrm{~N}^{\prime}+\mathrm{Q} 1 \mathrm{~N}+\mathrm{Q} 1 \mathrm{D}\right)$
= Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D

■ Implementation now looks like a synchronous Mealy machine
■ it is common for programmable devices to have FF at end of logic


## Mealy and Moore examples

■ Recognize $A, B=0,1$

- Mealy or Moore?



## Vending machine: Mealy to synch. Mealy



## Mealy and Moore examples (cont'd)

■ Recognize $A, B=1,0$ then 0,1

- Mealy or Moore?



## HDLs and Sequential Logic

■ Flip-flops
I representation of clocks - timing of state changes

- asynchronous vs. synchronous

■ FSMs
I structural view (FFs separate from combinational logic)

- behavioral view (synthesis of sequencers - not in this course)
■ Data-paths = data computation (e.g., ALUs,
comparators) + registers
- use of arithmetic/logical operators
- control of storage elements


## Example: reduce-1-string-by-1

■ Remove one 1 from every string of 1s on the input


## Moore Verilog FSM (cont'd)



## Mealy Verilog FSM

module reduce (clk, reset, in, out);
input clk, reset, in;
output out
reg out;
reg state; // state variables
reg next_state;
always @(posedge clk)
if (reset) state = zero;
always @(in or state)
case (state)
zero:
// last input was a zero
begin
out $=0 ;$
if $($ in $)$
if (in) next_state $=$ one;
else
next_state $=$
zero $;$
end
one: $/ /$ we've seen one 1
next_state $=$ one; out $=1$
end else begin
next_state $=$ zero; out $=0$;
end
endmodule

## Synchronous Mealy Machine

module reduce (clk, reset, in, out);
input clk, reset, in;
output out;
output out
reg state; // state variables
always @(posedge clk)
if (reset) state = zero
else
case (state)
zero: // last input was a zero
begin
out = 0;
if (in) state $=$ one;
else state $=$ zero;
end
// we've seen one 1
f (in) begin
state $=$ one; out $=1$;
state $=$ zero; out $=0$;
endcas
endmodule

## Finite state machines summary

■ Models for representing sequential circuits

- abstraction of sequential elements
- finite state machines and their state diagrams
- inputs/outputs
- Mealy, Moore, and synchronous Mealy machines

■ Finite state machine design procedure

- deriving state diagram

E deriving state transition table

- determining next state and output functions
- implementing combinational logic

■ Hardware description languages

