CSE 370 Spring 2006 Introduction to Digital Design Lecture 21: Sequential Logic Technologies



Last Lecture

Moore and Mealy Machines

Today

Sequential logic technologies

Vending machine: Moore to synch. Mealy

- OPEN = Q1Q0 creates a combinational delay after Q1 and Q0 change in Moore implementation
- This can be corrected by retiming, i.e., move flip-flops and logic through each other to improve delay
- OPEN.d = (Q1 + D + Q0N)(Q0'N + Q0N' + Q1N + Q1D) = Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D
- Implementation now looks like a synchronous Mealy machine
 - it is common for programmable devices to have FF at end of logic





Mealy and Moore examples

Recognize A,B = 0,1
Mealy or Moore?







Mealy and Moore examples (cont'd)

Recognize A,B = 1,0 then 0,1



HDLs and Sequential Logic

- Flip-flops
 - representation of clocks timing of state changes
 - asynchronous vs. synchronous
- FSMs
 - structural view (FFs separate from combinational logic)
 - behavioral view (synthesis of sequencers not in this course)
- Data-paths = data computation (e.g., ALUs, comparators) + registers
 - use of arithmetic/logical operators
 - control of storage elements

Example: reduce-1-string-by-1

Remove one 1 from every string of 1s on the input





Verilog FSM - Reduce 1s example

Moore machine state assignment (easy to change, module reduce (clk, reset, in, out); if in one place) input clk, reset, in; output out; parameter zero = 2'b00; parameter one1 = 2'b01; zero parameter twols = 2'bl0; req out; reg [2:1] state; // state variables reg [2:1] next_state; 'one' always @(posedge clk) [0] if (reset) state = zero; else state = next_state; two1s [1]

Moore Verilog FSM (cont'd)

always @(in or state) case (state) zero: // last input was a zero begin if (in) next_state = onel; else next_state = zero; end onel: // we've seen one 1 begin if (in) next_state = twols; else next_state = zero; end twols: // we've seen at least 2 ones begin if (in) next_state = two1s; else next_state = zero; end endcase

crucial to include all signals that are input to state determination

> note that output depends only on state

always @(state) case (state) zero: out = 0; onel: out = 0; twols: out = 1; endcase

endmodule

Mealy Verilog FSM

module reduce (clk, reset, in, out); input clk, reset, in; output out; reg out; reg state; // state variables reg next_state; always @(posedge clk) if (reset) state = zero;

else

always @(in or state) case (state) // last input was a zero zero: begin out = 0; if (in) next state = one; else next state = zero; end // we've seen one 1 one: if (in) begin next_state = one; out = 1; end else begin next_state = zero; out = 0; end endcase endmodule

state = next_state;



Synchronous Mealy Machine

```
module reduce (clk, reset, in, out);
 input clk, reset, in;
 output out;
 reg out;
 reg state; // state variables
 always @(posedge clk)
   if (reset) state = zero;
   else
    case (state)
     zero:
                // last input was a zero
    begin
      out = 0;
      if (in) state = one;
      else state = zero;
     end
                // we've seen one 1
     one:
     if (in) begin
       state = one; out = 1;
     end else begin
       state = zero; out = 0;
    end
    endcase
endmodule
```

Finite state machines summary

- Models for representing sequential circuits
 - abstraction of sequential elements
 - finite state machines and their state diagrams
 - inputs/outputs
 - Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
 - deriving state diagram
 - deriving state transition table
 - determining next state and output functions
 - implementing combinational logic
- Hardware description languages

Sequential logic implementation

- Implementation
 - random logic gates and FFs
 - programmable logic devices (PAL with FFs)
- Design procedure
 - state diagrams
 - state transition table
 - state assignment
 - next state functions

Median filter FSM

Remove single 0s between two 1s (output = NS3)



1	PS1	PS2	PS3	NS1	NS2	NS3
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	0	1	0
0	1	0	1	Х	Х	Х
0	1	1	0	0	1	1
0	1	1	1	0	1	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	1	1	0
1	1	0	1	Х	Х	Х
1	1	1	0	1	1	1
1	1	1	1	1	1	1

Median filter FSM (cont'd)

Realized using the standard procedure and individual FFs and gates

	PS1	PS2	PS3	NS1	NS2	NS3
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	0	1	0
0	1	0	1	Х	Х	Х
0	1	1	0	0	1	1
0	1	1	1	0	1	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	1	1	0
1	1	0	1	Х	Х	Х
1	1	1	0	1	1	1
1	1	1	1	1	1	1

NS1 = Reset' (I) NS2 = Reset' (PS1 + PS2 I) NS3 = Reset' PS2 O = PS3

Median filter FSM (cont'd)

But it looks like a shift register if you look at it right

Median filter FSM (cont'd)

An alternate implementation with S/R FFs



The set input (S) does the median filter function by making the next state 111 whenever the input is 1 and PS2 is 1 (1 input to state x1x)

Implementation using PALs

- Programmable logic building block for sequential logic
 macro-cell: FF + logic
 - D-FF
 - two-level logic capability like PAL (e.g., 8 product terms)



Vending machine example (Moore PLD mapping)



Vending machine (synch. Mealy PLD mapping)

OPEN = reset'(Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D)



22V10 PAL

- Combinational logic elements (SoP)
- Sequential logic elements (D-FFs)
- Up to 10 outputs
- Up to 10 FFs
- Up to 22 inputs



22V10 PAL Macro Cell

Sequential logic element + output/input selection



Light Game FSM

Tug of War game
 7 LEDs, 2 push buttons (L, R)



Light Game FSM Verilog

module Light_Game (LEDS, LPB, RPB, CLK, RESET);

input LPB ;							
input RPB ;	combinational logic						
input CLK ;	wire L, R;						
input RESET;	assign L = ~left && LPB;						
output [6:0] LEDS ;	assign R = ~right && RPB; assign LEDS = position;						
<pre>reg [6:0] position;</pre>							
reg left;							
reg right;	sequential logic						
always @(posedge CLK)							
begin							
<pre>left <= LPB;</pre>							
right <= RPB;							
if (RESET) position <= 7'b0001000;							
else if ((position == 7'b0000001) (position == 7'b1000000)) ;							
else if (L) position <= position << 1;							
else if (R) position <= position >> 1;							
end							

endmodule

Example: traffic light controller

- A busy highway is intersected by a little used farmroad
- Detectors C sense the presence of cars waiting on the farmroad
 - with no car on farmroad, light remain green in highway direction
 - if vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green
 - these stay green only as long as a farmroad car is detected but never longer than a set interval
 - when these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green
 - even if farmroad vehicles are waiting, highway gets at least a set interval as green
- Assume you have an interval timer that generates:
 - a short time pulse (TS) and
 - a long time pulse (TL),
 - in response to a set (ST) signal.
 - **TS** is to be used for timing yellow lights and TL for green lights

Example: traffic light controller (cont')

Highway/farm road intersection



Example: traffic light controller (cont')

Tabulation of inputs and outputs

inputs	description	outputs
reset	place FSM in initial state	HG, HY, HR
С	detect vehicle on the farm road	FG, FY, FR
TS	short time interval expired	ST

TĹ long time interval expired description assert green/yellow/red highway lights assert green/yellow/red highway lights start timing a short or long interval

Tabulation of unique states – some light configurations imply others

state description

- HG highway green (farm road red)
- highway yellow (farm road red) farm road green (highway red) ΗŶ FG
- farm road yellow (highway red) FY

Example: traffic light controller (cont')

State diagram



Example: traffic light controller (cont')

Generate state table with symbolic states												
Consider state assignments						output encoding – similar problem to state assignment (Green = 00, Yellow = 01, Red = 10)						
Inputs				Present State		esent State Next State			Outputs			
С	TL	TS							ST	Н	F	
0	-	-		HG			HG		0	Green	Red	
-	0	-		HG			HG		0	Green	Red	
1	1	-		HG			HY		1	Green	Red	
-	-	0		HY			HY		0	Yellow	Red	
-	-	1		HY			FG		1	Yellow	Red	
1	0	-		FG			FG		0	Red	Green	
0	-	-		FG			FY		1	Red	Green	
-	1	-		FG			FY		1	Red	Green	
-	-	0		FY			FY		0	Red	Yellow	
-	-	1		FY			HG		1	Red	Yellow	
	SA1:		HC	= 00 HY = 01			FG = 11		FY = 10			
	SA2: $HG = 00$		HY = 10	10	FG = 01		FY = 11	(
SA3: HG = 0001 H		HY = 00	10	FG = 0100		FY = 1000	o (one	e-not)				

Logic for different state assignments

SA1

NS1 = C•TL'•PS1•PS0 + TS•PS1•PS0 + TS•PS1•PS0' + C'•PS1•PS0 + TL•PS1•PS0 NS0 = C•TL•PS1•PS0' + C•TL'•PS1•PS0 + PS1'•PS0

ST = C•TL•PS1'•PS0' + TS•PS1'•PS0 + TS•PS1•PS0' + C'•PS1•PS0 + TL•PS1•PS0 H1 = PS1 H0 = PS1'•PS0 F1 = PS1' F0 = PS1•PS0'

SA2

NS1 = C•TL•PS1' + TS'•PS1 + C'•PS1'•PS0 NS0 = TS•PS1•PS0' + PS1'•PS0 + TS'•PS1•PS0

ST = C•TL•PS1' + C'•PS1'•PS0 + TS•PS1 H1 = PS0 F1 = PS0' H0 = PS1•PS0' F0 = PS1•PS0

SA3

NS3 = C'•PS2 + TL•PS2 + TS'•PS3 NS1 = C•TL•PS0 + TS'•PS1 NS2 = TS•PS1 + C•TL'•PS2 NS0 = C'•PS0 + TL'•PS0 + TS•PS3