


# CSE 370 Spring 2006

## Introduction to Digital Design

### Lecture 28: Final Review



#### Last Lecture

- FGPA's

#### Today

- The Final
- Course Evaluations

## Administrivia

- Turn in HW #9


## Grading

30% Homework

20% Labs

20% Quizzes


30% Final exam






- Homework
- Labs
- Quizzes
- Final

### Homework distributions

Average=83%, Median=87.5%, StdDev=14%





## Final Exam Format

### Final Exam

- 1 hour, 45 minutes
- Closed book, closed notes
- Answer written on exam
- You may bring extra sheets of blank scratch paper
  
- **Monday, 8:30-10:20 a.m. in 231 Mary Gates Hall**

# Main Course Outline

## Combinational Design

- Number systems (sign and magnitude, one's complement, two's complement)
- Boolean logic, Boolean formulas
- Canonical forms, Karnaugh maps, minimization, NAND-NOR implementations
- Programmable logic
- Adders, ALUs

## Sequential Design

- Latches and Flip-flops
- Registers
- Timing methodologies
- Finite state machines
- FSM state optimization, state encoding

## Hardware Description Languages

- Verilog

# Twos-Complement Example

test your skills convert  $1_{10}$  and  $-5_{10}$  to 4 bit twos-complement binary and then add them

$$\begin{array}{r} 1_{10} = \\ -5_{10} = \\ \hline \end{array}$$

# Axioms and Theorems

- |  |   |
|--|---|
| 1. Identity: $X + 0 = X$   | Dual: $X \cdot 1 = X$                                   |
| 2. Null: $X + 1 = 1$   | Dual: $X \cdot 0 = 0$                                   |
| 3. Idempotent: $X + X = X$                                       | Dual: $X \cdot X = X$                                   |
| 4. Involution: $(X')' = X$                                       |   |
| 5. Complementarity: $X + X' = 1$                                 | Dual: $X \cdot X' = 0$                                  |
| 6. Commutative: $X + Y = Y + X$                                  | Dual: $X \cdot Y = Y \cdot X$                           |
| 7. Associative: $(X+Y)+Z=X+(Y+Z)$                                | Dual: $(X \cdot Y) \cdot Z = X \cdot (Y \cdot Z)$       |
| 8. Distributive: $X \cdot (Y+Z) = (X \cdot Y) + (X \cdot Z)$     | Dual: $X + (Y \cdot Z) = (X + Y) \cdot (X + Z)$         |
| 9. Uniting: $X \cdot Y + X \cdot Y' = X$                         | Dual: $(X+Y) \cdot (X+Y') = X$                          |
| 10. Absorption: $X + X \cdot Y = X$                              | Dual: $X \cdot (X + Y) = X$                             |
| 11. Absorption2: $(X + Y') \cdot Y = X \cdot Y$                  | Dual: $(X \cdot Y') + Y = X + Y$                        |
| 12. Factoring: $(X + Y) \cdot (X' + Z) = X \cdot Z + X' \cdot Y$ | Dual: $X \cdot Y + X' \cdot Z = (X + Z) \cdot (X' + Y)$ |

# Axioms and Theorems

13. Consensus:  $(X \cdot Y) + (Y \cdot Z) + (X' \cdot Z) = X \cdot Y + X' \cdot Z$   
 Dual:  $(X + Y) \cdot (Y + Z) \cdot (X' + Z) = (X + Y) \cdot (X' + Z)$
14. DeMorgan's Law:  $(X + Y + \dots)' = X' \cdot Y' \cdot \dots$   
 Dual:  $(X \cdot Y \cdot \dots)' = X' + Y' + \dots$
15. Generalized DeMorgan's Laws:  $f'(X_1, X_2, \dots, X_n, 0, 1, +, \cdot) = f(X_1', X_2', \dots, X_n', 1, 0, \cdot, +)$

Notice the DeMorgan is not Duality: Duality is not a way to rewrite an expression, it is a meta-theorem.

16. Generalized Duality:  
 $f(X_1, X_2, \dots, X_n, 0, 1, +, \cdot) \Leftrightarrow f(X_1, X_2, \dots, X_n, 1, 0, \cdot, +)$

## Boolean Logic

- Example 3: Prove the consensus theorem--  
 $(XY) + (YZ) + (X'Z) = XY + X'Z$

## Exercise

- Example 3: Prove the consensus theorem--  
 $(XY) + (YZ) + (X'Z) = XY + X'Z$

Complementarity  $XY + YZ + X'Z = XY + (X + X')YZ + X'Z$   
 Distributive  $= XYZ + XY + X'YZ + X'Z$

↳ Use absorption  $\{AB + A = A\}$  with  $A = XY$  and  $B = Z$

$$= XY + X'YZ + X'Z$$


Rearrange terms  $= XY + X'ZY + X'Z$

↳ Use absorption  $\{AB + A = A\}$  with  $A = X'Z$  and  $B = Y$

$$\underline{XY + YZ + X'Z = XY + X'Z}$$

## Sum of Products Canonical Form

- Also called disjunctive normal form (DNF)
- Commonly called a **minterm expansion**




## K-map Exercise

- Minimize the function  $F = \Sigma m(0, 2, 7, 8, 14, 15) + d(3, 6, 9, 12, 13)$

## Exercise

- Implementing the following function as a 4:1 mux


A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



## Example: Sequence detector

- Design a circuit to detect 3 or more 1's in a bit string
  - Assume Moore machine
  - Assume D flip-flops
  - Assume flip-flops have a reset


## 1. State diagram and state-transition table



reset	current state	input	next state	current output
1	-	-	A	0
0	A	0	A	0
0	A	1	B	0
0	B	0	A	0
0	B	1	C	0
0	C	0	A	0
0	C	1	D	0
0	D	0	A	1
0	D	1	D	1

## 2. State minimization & 3. State encoding

- State diagram is already minimized
- Try a binary encoding



reset	current state	input	next state	current output
1	-	-	00	0
0	00	0	00	0
0	00	1	01	0
0	01	0	00	0
0	01	1	10	0
0	10	0	00	0
0	10	1	11	0
0	11	0	00	1
0	11	1	11	1

## 4. Minimize next-state logic

MSB+

	M			
In	0	0	0	0
	L			
	0	1	1	1

$$\text{MSB+} = L'n + M'n$$

LSB+

	M			
In	0	0	0	0
	L			
	1	0	1	1

$$\text{LSB+} = L'n + M'n$$

OUT+

	M			
In	0	0	1	0
	L			
	0	0	1	0

$$\text{Out+} = ML$$

Notation

M := MSB

L := LSB

In := Input

## 5. Implement the design

