## CSE 370, Autumn, 2007, Exam 2

Please do not turn the page until instructed to do so.

Rules:

- Please remove everything from your desk area except one sheet of notes and whatever pens/pencils you want to use.
- Please stop working promptly at 11:20.
- If you rip the pages apart, please staple them back together when you are done.


## Advice:

- The exam should have 9 pages; check before you start.
- Read questions carefully before you start writing.
- Write down partial solutions for partial credit.
- There are ioo points on the exam distributed unevenly; try to distribute your effort roughly according to point value.
- The questions are not necessarily ordered according to difficulty. Skip around to find parts that are easy for you.
- If you have questions, ask.
- The last two exercises are "challenge exercises". They do not count towards your normal class score at all. If you complete them well, it could have a small effect when assigning final grades at the end of the quarter. Do not work on them unless you are Ioo\% sure you are done with the rest of the exam.

| Grading |  |
| :--- | :---: |
| 1: | Summary |
| 1: | $/ 20$ |
| 2: | $/ 20$ |
| 3: | $/ 15$ |
| 4: | $/ 10$ |
| 5: | $/ 15$ |
| 6: | 120 |
| Total: | $/ 100$ |

## I. Draw waves and point out the hazards ( 20 points)

In the following circuit, the gates are marked with the number of time units of delay they have.
Draw the values of $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ and F as a function of time. This circuit has a dynamic hazard. Point out in the wave for F the glitch caused by this hazard. There is also a static hazard that results in a glitch in one of the internal wires. Point out the glitch and briefly describe the kind of change that could be made to remove the hazard. Assume that A, B and C had their initial "time o" values for a long time before time $o$. Also assume that B and $\neg \mathrm{B}$ change at the same time.


To fix the hazard, you could add another AND gate that goes into the OR gate to cover the glitch-causing input pattern transition.

## 2. Multilevel circuit design (20 points)

Design a circuit for the following function that uses as few total gate inputs as possible. You may only use inverters, AND, NAND, OR and NOR gates. Hint: There are lots of paths to take, in optimizing circuits, but it may be useful to remember that Benjamin is a fan of Mr. DeMorgan.


| Minimum 2-level form |  |
| :--- | :--- |
|  |  |
| $\mathrm{F}=\mathrm{AB} \neg \mathrm{C}+\mathrm{AB} \neg \mathrm{D}+\neg \mathrm{ACD}+\neg \mathrm{BCD}$ |  |
| $\mathrm{F}=\mathrm{AB}(\neg \mathrm{C}+\neg \mathrm{D})+(\neg \mathrm{A}+\neg \mathrm{B}) \mathrm{CD}$ | Factoring |
| $\mathrm{F}=\mathrm{AB}(\neg(\mathrm{CD}))+(\neg(\mathrm{AB}) \mathrm{CD}$ | DeMorgan's Law |
| $\mathrm{F}=\mathrm{X} \neg \mathrm{Y}+\neg \mathrm{XY}$ |  |
| $\mathrm{X}=\mathrm{AB}$ |  |
| $\mathrm{Y}=\mathrm{CD}$ |  |
|  |  |



I2 Gate inputs

## 3. Design an absolute difference unit ( 15 points)

Design a circuit that calculates the absolute value of the difference between two 8-bit 2's complement numbers. You can assume the two inputs are within a small enough range that subtracting either one from the other does not result in overflow. A more formal definition of the function you are to implement: if $\mathrm{A}<\mathrm{B}$, then $\mathrm{B}-\mathrm{A}$, else $\mathrm{A}-\mathrm{B}$.
You may use the following components:

| Name | Function | Size | Delay |
| :--- | :--- | :--- | :--- |
| 8-bit 2's complement subtracter | $\mathrm{O}=\mathrm{X}-\mathrm{Y}$ | 50 | 16 |
| 8-bit 2's complement inverter | $\mathrm{O}=-\mathrm{X}$ | 25 | I 2 |
| 8-bit 2's complement less than | $\mathrm{O}=\mathrm{X}<\mathrm{Y}$ | 50 | I 6 |
| 8-bit 2-I multiplexer | $\mathrm{O}=\mathrm{Z}$ ? $: \mathrm{Y}$ | 24 | 2 |
| Individual 2-input gate |  | I | I |

Make your circuit as small and fast as you can. (There are at least two equally "correct" answers.) If you want to draw an 8 -bit connection as a single line, but access individual wires as well, clearly label which bits you are accessing.


Size: 124
Delay: 18


Size: 99
Delay: 30

## 4. Find the critical path (io points)

In the circuit diagram below, the boxes represent flip-flops and the clouds represent some combinational gates. The labels on the clouds define what their delay is in Generic Time Units (GTU). Highlight the critical path.


Assuming the flip-flops are all connected to the same periodic clock signal, and have a setup time of 4 GTU, a hold time of I GTU, and a propagation delay of 2 GTU, what is the smallest clock period that will allow this circuit to function properly?

> critical path delay + setup time + propagation delay
$=(\mathrm{IO}+15+8)+4+2$
$=33+4+2$
$=39$ GTU

## 5. More Verilog dos and don'ts (20 points)

The following Verilog code is intended to implement the circuit on the right. It has 5 substantial errors in it. Point out the errors and briefly describe them.


## 6. Design a state machine Moore and Mealy-style (20 points)

Draw two state machines. Both take a single bit input and produce a single bit output.
Both output a I when the last two inputs were o , and then I . One of the machines should be Moore-style, and one should be Mealy-style. For both, use as few states as you can.


A few students designed FSMs to recognize the pattern "001" instead of "01". Those FSMs are:



