## Lecture 8: Combinational Verilog

CSE 370, Autumn 2007 Benjamin Ylvisaker

#### Where We Are

- Last lecture: Minimization with K-maps
- This lecture: Combinational Verilog
- Next lecture: ROMs, PLAs and PALs, oh my!

- Homework 3 ongoing
- Lab 2 done; lab 3 next week

## Specifying Circuits

- Schematics
  - Structural description
  - Build more complex circuits using hierarchy
  - Large circuits are unreadable
- HDLs (Hardware description languages)
  - Not conventional programming languages
  - Very restricted parallel languages
  - Synthesize code to produce a circuit

#### University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

# Quick History Lesson

3

- Abel (-1983)
  - Developed by Data-I/O
  - Targeted to PLDs
- Verilog (~1985)
  - Developed by Gateway (now part of Cadence)

- Syntax similar to C
- Moved to public domain in 1990
- VHDL (-1987)
  - DoD sponsored
  - Syntax similar to Ada

## Verilog and VHDL Dominant

- Both "IEEE standard" languages
- Most tools support both
- Verilog is "simpler"
  - Less, more concise syntax
- VHDL is more structured
  - More sophisticated type system
  - Better modularity features

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

## Simulation and Synthesis

- Simulation
  - "Execute" a design with some test data
- Synthesis
  - Generate a physical implementation



#### Simulation and Synthesis (cont'd)

- Simulation
  - Model circuit behavior
  - Can include timing estimates
  - Allows for easier design exploration
- Synthesis
  - Converts HDL code to "netlists"
  - Can still simulate the generated netlists
- Simulation and synthesis in the CSE curriculum
  - 370: Learn simulation
  - 467: Learn something about synthesis

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

## Simulation

7

- You provide an environment
  - Use non-circuit constructs (Active-HDL waveforms, random number generators, etc)
  - Can write arbitrary Verilog code



## Specifying Circuits in Verilog

- There are three major styles
  - Instances 'n wires
  - Continuous assignments
  - "always" blocks

"Structural"	"Beha	vioral"
<pre>wire E; and g1(E,A,B); not g2(Y,C); or g3(X,E,Y);</pre>	<pre>wire E; assign E = A &amp; B; assign Y = ~ C; assign X = E   Y;</pre>	<pre>reg E, X, Y; always @ (A or B or C) begin E = A &amp; B; Y = ~C; X = E   Y; end</pre>
y of Washington, Comp. Sci. and E	ng. 9	CSE 370, Autumn, 2007, Lecture 8

University of Washington, Comp. Sci. and Eng.

B 1 g1

## Data Types

- Values on a wire
  - 0, 1, x (unknown or conflict), z (unconnected)
- Vectors
  - A[3:0] vector of 4 bits: A[3], A[2], A[1], A[0]
    - Interpreted as an unsigned binary number
    - Indices must be constants
  - Concatenation
    - B = {A[3], A[3], A[3], A[3], A[3:0]};
    - $B = \{4\{A[3]\}, A[3:0]\};$
  - Style: good to use unnecessary size specs sometimes

- a[7:0] = b[7:0] + c[7:0];
- Built-in reductions: C = &A[5:7];

## Data Types That Do Not Exist

- structures (records)
- Pointers
- Objects
- Recursive types
- (Remember, Verilog is not C or Java or Lisp or ...)

II

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

## Numbers

- Format: <sign><size><base format><number>
- 14
  - Decimal
- -4'b11
  - 4-bit 2's complement of 0011
- 12'b000\_0100\_0110
  - 12 bit binary number (\_'s ignored)

- 12'h4Ab
  - 12 bit hexadecimal number

## Operators

Verilog Operator	Name	Functional Group
0	bit-select or part-select	
0	parenthesis	
! &   ~& ~! ^^ or ^~	logical negation negation reduction AND reduction OR reduction NAND reduction NOR reduction XOR	Logical Bit-wise Reduction Reduction Reduction Reduction Reduction
+	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic
{}	concatenation	Concatenation
{( }}	replication	Replication
• / %	multiply divide modulus	Arithmetic Arithmetic Arithmetic
+	binary plus binary minus	Arithmetic Arithmetic
<< >>	shift left shift right	Shift Shift

> >= < <=	greater than greater than or equal to less than less than or equal to	Relational Relational Relational Relational
 !=	logical equality logical inequality	Equality Equality
==== !==	case equality case inequality	Equality Equality
&	bit-wise AND	Bit-wise
^ ^~ or ~^	bit-wise XOR bit-wise XNOR	Bit-wise Bit-wise
I	bit-wise OR	Bit-wise
88	logical AND	Logical
11	logical OR	Logical
?:	conditional	Conditional

#### Similar to C operators

University of Washington, Comp. Sci. and Eng.

13

CSE 370, Autumn, 2007, Lecture 8

## Two Abstraction Mechanisms

- Modules
  - More structural
  - Heavily used in 370 and "real" Verilog code
- Functions
  - More behavioral
  - Used to some extent in "real" Verilog, but not much in 370

14

#### University of Washington, Comp. Sci. and Eng.

#### **Basic Building Blocks: Modules**

в

- Instantiated, not called
- Illegal to nest module defs
- Instances "execute" in parallel
- Wires are used for connections
- and, or, not built-in primitive modules
  - List output first
  - Arbitrary number of inputs next
- Names are case sensitive
  - Cannot begin with number
- // for comments



// first simple example module smpl(X,Y,A,B,C); input A, B, C; output X,Y; wire E; and g1(E,B,B); not g2(Y,C);or g3(X,E,Y); endmodule

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

#### **Module Ports**

16

B 1

15

- Modules interact with the rest of a design through ports
  - input
  - output
  - inout
- Same example with continuous assignments:

\_g1\_ C 2 Y

> // first simple example module smpl(X,Y,A,B,C); input A, B, C; output X,Y; assign  $X = (A\&B) | \sim C;$ assign  $Y = \sim C;$ endmodule



University of Washington, Comp. Sci. and Eng.

17

CSE 370, Autumn, 2007, Lecture 8

### Behavioral Full Adder



• module full\_addr (Sum,Cout,A,B,Cin); input A, B, Cin; output Sum, Cout; assign {Cout, Sum} = A + B + Cin; endmodule

#### {Cout, Sum} is a concatenation

## Behavioral 4-bit Adder

• module add4 (SUM, OVER, A, B); input [3:0] A; input [3:0] B; output [3:0] SUM; output OVER; assign {OVER, SUM[3:0]} = A[3:0] + B[3:0]; endmodule

19

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

### **Continuous** Assignment

- Continuously evaluated
  - Think of them as collections of logic gates
  - Evaluated in parallel

```
assign A = X | (Y & ~Z);
assign B[3:0] = 4'b01XX;
assign C[15:0] = 4'h00ff;
assign #3 {Cout, Sum[3:0]} = A[3:0] + B[3:0] + Cin;
```

#### Hierarchy Example: Comparator

• module Compare1 (Equal, Alarger, Blarger, A, B); input A, B; output Equal, Alarger, Blarger; assign Equal = (A & B) | (~A & ~B); assign Alarger = (A & ~B); assign Blarger = (~A & B); endmodule

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

#### 4-bit Comparator

21

• // Make a 4-bit comparator from 4 1-bit comparators

module Compare4(Equal, Alarger, Blarger, A4, B4); input [3:0] A4, B4; output Equal, Alarger, Blarger; wire e0, e1, e2, e3, A10, A11, A12, A13, B10, B11, B12, B13; Compare1 cp0(e0, A10, B10, A4[0], B4[0]); Compare1 cp1(e1, A11, B11, A4[1], B4[1]); Compare1 cp2(e2, A12, B12, A4[2], B4[2]); Compare1 cp3(e3, A13, B13, A4[3], B4[3]); assign Equal = (e0 & e1 & e2 & e3); assign Alarger = (A13 | (A12 & e3) | (A11 & e3 & e2) | (A10 & e3 & e2 & e1)); assign Blarger = (~Alarger & ~Equal); endmodule

## Sequential assigns don't make any sense

- $\underline{assign} A = X | (Y \& ~Z);$ 
  - $\underline{assign} B = W | A;$
  - $\underline{assign} A = Y \& Z;$
- You can't reassign a variable with continuous assignments

University of Washington, Comp. Sci. and Eng.

23



24

CSE 370, Autumn, 2007, Lecture 8

#### Functions

# • Functions can be used for combinational logic that you want to reuse

```
• module and_gate (out, in1, in2);
input in1, in2;
output out;
assign out = myfunction(in1, in2);
function myfunction;
input in1, in2;
begin
myfunction = in1 & in2;
end
endfunction
endmodule
```

University of Washington, Comp. Sci. and Eng. 25

CSE 370, Autumn, 2007, Lecture 8

## Verilog Tips

- **Do not** write C-code
  - Think hardware, not algorithms
    - Verilog is inherently parallel
    - Compilers don't map algorithms to circuits well
- Do describe hardware circuits
  - First draw a dataflow diagram
  - Then start coding
- References
  - Tutorial and reference manual are found in ActiveHDL help

- And in today's reading assignment
- "Starter's Guide to Verilog 2001" by Michael Ciletti
  - copies for borrowing in hardware lab

## Thank You for Your Attention

University of Washington, Comp. Sci. and Eng.

27

CSE 370, Autumn, 2007, Lecture 8

## Thank You for Your Attention

- Read lab 2
- Continue homework 2
- Continue reading the book