Lecture 8: Combinational Verilog

CSE 370, Autumn 2007 Benjamin Ylvisaker

Where We Are

- · Last lecture: Minimization with K-maps
- This lecture: Combinational Verilog
- Next lecture: ROMs, PLAs and PALs, oh my!
- Homework 3 ongoing
- Lab 2 done; lab 3 next week

University of Washington, Comp. Sci. and Eng.

Specifying Circuits

2

- Schematics
- Structural description
- Build more complex circuits using hierarchy
- Large circuits are unreadable
- HDLs (Hardware description languages)
- Not conventional programming languages

3

- Very restricted parallel languages
- Synthesize code to produce a circuit

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

Quick History Lesson

- Abel (-1983)
- Developed by Data-I/O
- Targeted to PLDs
- Verilog (-1985)
- Developed by Gateway (now part of Cadence)
- Syntax similar to C
- Moved to public domain in 1990
- VHDL (-1987)
- DoD sponsored
- Syntax similar to Ada

University of Washington, Comp. Sci. and Eng.

Verilog and VHDL Dominant

4

CSE 370, Autumn, 2007, Lecture 8

CSE 370, Autumn, 2007, Lecture 8


- Both "IEEE standard" languages
- Most tools support both
- Verilog is "simpler"
- Less, more concise syntax
- VHDL is more structured
- More sophisticated type system
- Better modularity features


University of Washington, Comp. Sci. and Eng.

Simulation and Synthesis

5

- Simulation
- "Execute" a design with some test data
- Synthesis





Simulation and Synthesis (cont'd)


- Simulation
- Model circuit behavior
- Can include timing estimates
- · Allows for easier design exploration
- Synthesis
- Converts HDL code to "netlists"
- Can still simulate the generated netlists
- Simulation and synthesis in the CSE curriculum
- 370: Learn simulation
- 467: Learn something about synthesis

University of Washington, Comp. Sci. and Eng.

Simulation

7

- You provide an environment
- Use non-circuit constructs (Active-HDL waveforms, random number generators, etc)
- Can write arbitrary Verilog code



8

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

c =>>

CSE 370, Autumn, 2007, Lecture 8

Specifying Circuits in Verilog

- There are three major styles
- Instances 'n wires
- Continuous assignments
- "always" blocks

"Structural" "Behavioral" wire E; wire E; reg E, X, Y; and g1(E,A,B); assign E = A & B; always @ (A or B or C) assign Y = ~ C; not g2(Y,C); begin or g3(X,E,Y); assign X = E | Y; E = A & B; $Y = \sim C;$ X = E | Y;end University of Washington, Comp. Sci. and Eng. CSE 370, Autumn, 2007, Lecture 8 9

Data Types

Values on a wire

o, r, x (unknown or conflict), z (unconnected)

Vectors

A[3:o] vector of 4 bits: A[3], A[2], A[1], A[o]
Interpreted as an unsigned binary number
Indices must be constants

Concatenation

B = {A[3], A[3], A[3], A[3], A[3], A[3:o]};
B = {4{A[3]}, A[3:o];

Style: good to use unnecessary size specs sometimes

a[7:o] = b[7:o] + c[7:o];
Built-in reductions: C = &A[5:7];

University of Wahington, Comp. Sci. and Eng.
10 CSE 370, Autumn, 2007, Lecture 8

Data Types That Do Not Exist

- structures (records)
- Pointers
- Objects
- Recursive types
- (Remember, Verilog is not C or Java or Lisp or ...)

University of Washington, Comp. Sci. and Eng.

Numbers

II

- Format: <sign><size><base format><number>
- 14
- Decimal
- -4'b11
- 4-bit 2's complement of 0011
- 12'b000_0100_0110
- 12 bit binary number (_'s ignored)
- 12'h4Ab
- 12 bit hexadecimal number

University of Washington, Comp. Sci. and Eng. 12 CSE 370,

Operators

Verilog Operator	Name	Functional Group	>	greater than greater than or equal to Relational Relational less than or equal to Relational Relational	
0	bit-select or part-select		< <		Relational
0	parenthesis			logical equality	Equality
1	logical negation negation	Logical Bit-wise Reduction Reduction	1=	logical inequality	Equality
8 	reduction AND reduction OR		1	case equality case inequality	Equality Equality
-8k ~1	reduction NAND reduction NOR	Reduction Reduction	æ	bit wise AND	Bit wise
~^ or ^~	reduction XOR reduction XNOR	Reduction Reduction	^ ^~ or ~^	bit-wise XOR bit-wise XNOR	Bit-wise Bit-wise
	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic	1	bit-wise OR	Bit-wise
{}	concatenation	Concatenation	88	logical AND	Logical
{()}	replication	Replication	11	logical OR	Logical
:	multiply divide	Arithmetic	?:	conditional	Conditional
%	modulus	Arithmetic Arithmetic			
:	binary plus binary minus	Arithmetic Arithmetic	Similar to C operators		
~~	shift left shift right	Shift Shift			

Two Abstraction Mechanisms

- Modules
- More structural
- Heavily used in 370 and "real" Verilog code
- Functions
- More behavioral
- Used to some extent in "real" Verilog, but not much in 370

14

University of Washington, Comp. Sci. and Eng.

Basic Building Blocks: Modules

С

٠	Instantiated, not called
---	--------------------------


- · Illegal to nest module defs
- Instances "execute" in parallel
- Wires are used for connections
- and, or, not built-in primitive modules
- List output first
- Arbitrary number of inputs next
- Names are case sensitive
- Cannot begin with number
- // for comments

University of Washington, Comp. Sci. and Eng.

s // first simple example

<pre>module smpl(X,Y,A,B,C);</pre>	
input A,B,C;	
output X,Y;	
wire E;	
and gl(E,B,B);	
not g2(Y,C);	
or g3(X,E,Y);	
endmodule	

CSE 370, Autumn, 2007, Lecture 8



Bigger Structural Example

not inv not inv and and and and	; ; r, bbar, tl, t2; a (abar,a);	8 built-in gates: and, or, nand, nor, buf, not, xor, xnor
	a har inva b b s invb a	AND2 and a
University of Washington, Comp. Sci. and Eng.	17	CSE 370, Autumn, 2007, Lecture 8

Behavioral Full Adder



 module full_addr (Sum,Cout,A,B,Cin); input A, B, Cin; output Sum, Cout; assign (Cout, Sum) = A + B + Cin; endmodule

{Cout, Sum} is a concatenation

University of Washington, Comp. Sci. and Eng. 18 CSE 3:

Behavioral 4-bit Adder

```
• module add4 (SUM, OVER, A, B);
input [3:0] A;
input [3:0] B;
output [3:0] SUM;
output OVER;
assign {OVER, SUM[3:0]} = A[3:0] + B[3:0];
endmodule
```

University of Washington, Comp. Sci. and Eng.

CSE 370, Autumn, 2007, Lecture 8

CSE 370, Autumn, 2007, Lecture 8

Continuous Assignment

19

- Continuously evaluated
- · Think of them as collections of logic gates
- Evaluated in parallel

assign A = X | (Y & ~Z); assign B[3:0] = 4'b01XX; assign C[15:0] = 4'h00ff; assign #3 {Cout, Sum[3:0]} = A[3:0] + B[3:0] + Cin;

University of Washington, Comp. Sci. and Eng. 20

Hierarchy Example: Comparator

```
    module Comparel (Equal, Alarger, Blarger, A, B);

    input A, B;

    output Equal, Alarger, Blarger;

    assign Equal = (A & B) | (-A & -B);

    assign Alarger = (A & -B);

    assign Blarger = (-A & B);
```

4-bit Comparator


Sequential assigns don't make any sense

<u>assign</u> A = X | (Y & ~Z);
 <u>assign</u> B = W | A;

assign A = Y & Z;

• You can't reassign a variable with continuous assignments

University of Washington, Comp. Sci. and Eng. 23



Functions

- Functions can be used for combinational logic that you want to reuse
- module and_gate (out, in1, in2); input in1, in2; output out;
 assign out = myfunction(in1, in2);
 function myfunction;
 input in1, in2;
 begin

hpdt hit; hit; begin myfunction = inl & in2; end endfunction endmodule

University of Washington, Comp. Sci. and Eng. 25

CSE 370, Autumn, 2007, Lecture 8

Verilog Tips

- Do not write C-code
 Think hardware, not algorithms
 - Verilog is inherently parallel
 - Compilers don't map algorithms to circuits well
- Do describe hardware circuits
- First draw a dataflow diagram
- Then start coding
- References
- Tutorial and reference manual are found in ActiveHDL help
- And in today's reading assignment
- "Starter's Guide to Verilog 2001" by Michael Ciletti
 - copies for borrowing in hardware lab

University of Washington, Comp. Sci. and Eng. 26

CSE 370, Autumn, 2007, Lecture 8

Thank You for Your Attention

Thank You for Your Attention

- Read lab 2
- Continue homework 2
- Continue reading the book

University of Washington, Comp. Sci. and Eng. 28 CSE 370, Autumn, 2007, Lecture 8